

Copyright © 2018 Terasic Technologies Inc. All Rights Reserved.



CHAPTER 1	OSK OPENCL	
1.1 System R	REQUIREMENT	
1.2 OPENCL A	ARCHITECTURE	5
CHAPTER 2	OPENCL FOR WINDOWS	6
2.1 Software	E INSTALLATION	6
2.2 Environm	MENT CONFIGURE	9
2.3 OPENCL B	Environment Verify	
2.4 Initializi	NG THE FPGA FOR USING WITH OPENCL	
2.5 OPENCL F	RUNTIME VERIFY	
2.6 COMPILE	AND TEST OPENCL PROJECT	
CHAPTER 3	OPENCL FOR LINUX	
3.1 Software	E INSTALLATION	
3.2 Environm	MENT CONFIGURE	
3.3 OPENCL E	Environment Verify	
3.4 Initializi	NG THE FPGA FOR USE WITH OPENCL	
3.5 OPENCL F	RUNTIME VERIFY	
3.6 COMPILE A	AND TEST OPENCL PROJECT	
CHAPTER 4	APPENDIX	
REVISION HIS	STORY	
COPYRIGHT S	STATEMENT	



Chapter 1

OSK OpenCL

OSK (OpenVINO Starter Kit), an unparalleled and powerful platform for high-speed computation, is now an Intel officially certified board for Intel's Preferred Board Partner Program for OpenCL. It supports both 64-bit Windows and Linux. This document will introduce how to setup OpenCL development environment, and how to compile and execute the example projects for OSK. Note that OpenCL coding instruction is not in the scope of this document, but the user can refer to Intel FPGA SDK for OpenCL Programming Guide for more details.

https://www.altera.com/en_US/pdfs/literature/hb/opencl-sdk/aocl_programming_guide.pdf

This OpenCL BSP and manual can support two devices development (Cyclone V GX or Cyclone V GT device on OpenVINO Starter Kit). In the BSP, we use different board names to distinguish the boards, the correspondence of the *<board name>* and the FPGA Device is as follows:

<board name=""></board>	FPGA Device	PCIe Support
c5gx	5CGXFC9D6F27C7	Gen 1x4
c5gt	5CGTFD9D5F27C7	Gen 2x4



1.1 System Requirement

The following items are required to set up OpenCL for OSK board:

- OpenVINO Starter Kit
- A Host PC with
 - USB Host Port
 - One PCI Express x4/x8/x16 slot
 - 16GB memory is recommended, 8GB is minimal
 - 12V Power for OSK
- An USB Cable(type A to mini-B)
- 64-bit Windows 7/10 or Linux (Redhat 6.5/CentOS 7.0/Ubuntu14.04) Installed
- Quartus Prime Standard Edition 17.1 Installed, license is required
- Intel FPGA SDK for OpenCL 17.1 Installed, license is not required
- OSK OpenCL BSP 17.1 Installed
- Visual Studio 2012 C/C++ installed for Windows7/10
- GNU development tools for Linux

Note: Intel FPGA OpenCL only supports 64-bit OS and x86 architecture.



1.2 OpenCL Architecture

An OpenCL project is composed of both OpenCL Kernel and Host Program as shown in **Figure 1-1**. OpenCL kernel is compiled with Intel FPGA OpenCL compiler provided by the Intel FPGA OpenCL SDK. The Host Program is compiled by Visual Studio C/C++ on Windows or GCC on Linux.



Figure 1-1 Intel FPGA OpenCL Architecture



Chapter 2

OpenCL for Windows

This chapter describes how to set up OSK OpenCL development environment on 64-bit Windows, and how to compile and test the OpenCL examples. For more details about Intel FPGA OpenCL started guide, please refer to:

https://www.altera.com/en_US/pdfs/literature/hb/opencl-sdk/aocl_getting_started.pdf

2.1 Software Installation

This section describes where to get the required software for OpenCL.

Quartus Prime and OpenCL SDK

Quartus Prime Standard Edition 17.1 and Intel FPGA SDK for OpenCL 17.1 can be download from the web site:

http://dl.altera.com/opencl/17.1/?edition=standard

For Quartus Prime installation, please make sure that the Cyclone V device is included.

Open the link and select the **Windows SDK** table as **Figure 2-1** shows.



Download Center

Get the complete suite of Intel® design tools

	myAltera Account Help Terms	and Conditi
Design Software	Intel EPGA SDK for OpenCl ™	
Embedded Software	Relasse date: November 2017	
Archives	Latest Release: v17.1	
Licensing		
Programming Software	Select edition: Standard \checkmark	
Drivers	Select release: 17.1 🗸	
Board System Design		
Board Layout and Test	Download Method 🕧 🖲 Akamai DLM3 Download Manager 👔 O Direi 1. Quartus Prime Standard Edition	
Legacy Software	Windows SDK Linux SDK RTE Updates 3. Arria 10 Part 1 Windows SDK Linux SDK RTE Updates 3. Arria 10 Part 2 Download and install instructions: - More 6. Arria V 7. Cyclone V Read Intel FPGA SDK for OpenCL Getting Started Guide 8. Stratix V	
	Intel FPGA SDK for OpenCL (includes Quartus Prime software and devices) Size: 20.0 GB MD5: 087AEEA1DF798BA3A27F60A3941D7532	

Figure 2-1 OpenCL Windows SDK Files

■ Visual Studio 2012

If developers don't have Visual Studio C/C++ 2012, they can use the trial version of Visual Studio 2012 Express. The software can be downloaded from the web site:

https://www.visualstudio.com/vs/older-downloads/

■ OSK OpenCL BSP (Board Support Package)

After Quartus Prime and OpenCL SDK are installed, download the windows BSP for Intel FPGA OpenCL 17.1(OSK _OpenCL_BSP_17.1.zip) from the web:

http://osk.terasic.com/cd

Then, decompress OSK_OpenCL_BSP_17.1.zip to the "**osk**" folder under the folder "C:\intelFPGA\17.1\hld\board", as shown in **Figure 2-2**, where is assumed Quartus Prime is installed on the folder "C:\ intelFPGA\17.1".



					_ 0	23
🕒 🗢 📕 🗢 Local	l Disk	(C:) ▶ intelFPGA ▶ 17.1 ▶ hld ▶ board ▶	🔻 🍫 Searc	h board		2
Organize 👻 Inclue	de in l	ibrary 🔻 Share with 👻 New folder				?
🔆 Favorites	<u>^</u>	Name	Date modified	Туре	Size	
🧾 Desktop	=	퉬 a10_ref	2019/8/8 7:26	File folder		
〕 Downloads		🌗 a10soc	2019/8/8 7:26	File folder		
🔠 Recent Places		🐌 c5soc	2019/8/8 7:26	File folder		
		ustom_platform_toolkit	2019/8/8 7:26	File folder		
🥽 Libraries		퉬 osk	2019/9/25 15:24	File folder		
Documents		s5_ref	2019/8/8 7:26	File folder		
J Music	.	f [
6 items						



For more details about OSK OpenCL BSP, please refer to the Table 1.

File or Folder	Description		
board_env.xml	eXtensible Markup Language (XML) file that describes the Reference		
	Platform to the Intel FPGA SDK for OpenCL.		
hardware	Contains the Intel Quartus Prime project templates for the OSK board		
	variant.		
windows64	Contains the MMD library, kernel mode driver, and executable files of		
	the SDK utilities (that is, install, uninstall, flash, program, diagnose) for		
	your 64-bit operating system		
tests	Contains some OpenCL Design Examples. The following examples		
	demonstrate how to describe various applications in OpenCL along with		
	their respective host applications, which you can compile and execute on		
	a host with an FPGA board that supports the Intel FPGA SDK for		
	OpenCL.		
bringup	The demo batch files of initializing the OSK or OpenCL User		

Table 1 Windows BSP File



8

2.2 Environment Configure

Developers need to create and edit some environment variable that Intel FPGA OpenCL SDK can find the kit location of OSK correctly

Now, here are the procedures to create the required environment variable on Windows 7:

- 1. Open the Start menu and right click on Computer. Select Properties.
- 2. Select Advanced system settings.
- 3. In the Advanced tab, select Environment Variables.
- 4. Select New.
- 5. In the popup dialog, edit **New User Variable**, type the **name** in the **Variable name** edit box and type the value in the **Variable value** edit box.

First, edit the environment variable name ALTERAOCLSDKROOT to INTELFPGAOCLSDKROOT, as shown in Figure 2-3.

Edit User Variable	22
Variable name:	INTELFPGAOCLSDKROOT
Variable value:	C:\intelFPGA\17.1\hld
	OK Cancel

Figure 2-3 Edit ALTERAOCLSDKROOT Environment Variable

Then, create an environment variable **AOCL_BOARD_PACKAGE_ROOT**, and set its value as: "%INTELFPGAOCLSDKROOT%\board\osk"

as shown in Figure 2-4.

Edit User Variable	X	
Variable name:	AOCL_BOARD_PACKAGE_ROOT	
Variable value:	C:\intelFPGA\17.1\hld\board\osk	
	OK Cancel]

Figure 2-4 Setup AOCL_BOARD_PACKAGE_ROOT Environment Variable

Then, create an environment variable CL_CONTEXT_COMPILER_MODE_INTELFPGA, and set its value as "3", as shown in Figure 2-5.



Edit User Variable	23
Variable name:	CL_CONTEXT_COMPILER_MODE_INTELFPG/
variable value:	OK Cancel

Figure 2-5 Setup CL_CONTEXT_COMPILER_MODE_INTELFPGA Environment Variable

Also, append

"%QUARTUS_ROOTDIR%\bin64" and "%INTELFPGAOCLSDKROOT%\bin" and "%INTELFPGAOCLSDKROOT%\windows64\bin" and "%AOCL_BOARD_PACKAGE_ROOT%\windows64\bin"

into the **PATH** environment variable so the OpenCL SDK can find the binary file provided by OSK BSP as shown in Figure 2-6 and Figure 2-7.

3
1
Τ.
1
4
-
1

Figure 2-6 Select "PATH" and click "Edit"



Edit User Variable	23	
Variable name:	PATH]
Variable value:	BOARD_PACKAGE_ROOT%\windows64\bin]
	OK Cancel	

Figure 2-7 Edit PATH environment variable



2.3 OpenCL Environment Verify

This section will show how to make sure the OpenCL environment is setup correctly. Firstly, please open **Command Prompt** windows by clicking Windows **Start** button, clicking **All Programs**, clicking **Accessories**, and then click **Command Prompt**.

Target AOCL

In **Command Prompt** window, type "where aoc" command, and make sure the path of the "aoc.exe" is listed as shown in Figure 2-8.



Figure 2-8 Execute "where aoc" command

■ Target SDK Version

In **Command Prompt** window, type "**aocl version**" command, and make sure the version 17.1.0 Build 590 of the OpenCL SDK is listed as shown in Figure 2-9.



Figure 2-9 Version of OpenCL SDK

■ Target Board

In Command Prompt window, type "**aoc -list-boards**" command, and make sure "**osk**" is listed in **Board list** as shown in **Figure 2-10**.





Figure 2-10 'osk' is listed in Board list

For more information about the **aoc** and **aocl**, refer to the '**aoc -h**' and '**aocl help**' command.



2.4 Initializing the FPGA for using with OpenCL

Board Setup

Before testing OpenCL on OSK, please follow the below procedures to set up OSK board on your PC as shown in Figure 2-11.

- 1. Make sure your PC is powered off.
- 2. Insert OSK board into PCI Express x4/x8 or x16 slot.
- 3. Connect 12V power source to the OSK
- 4. Connect PC's USB port to OSK UB2 port using an USB cable.



Figure 2-11 Setup OSK board on PC

■ 'aocl flash' program the image into FLASH

The **flash** utility in the OSK Development Kit Reference Platform configures the power-on image for the FPGA using the specified .aocx file. Calling into the MMD library implements the flash utility.

In **Command Prompt** window, type "cd C:\intelFPGA\17.1\hld\board\osk\bringup*board name>*" to go to bringup folder of the board.

Then type "**aocl flash acl0 hello_world.aocx**" to write **hello_world.aocx** OpenCL image onto the startup configuration flash of OSK. It will take about 5 minutes for flash programming as shown in **Figure 2-12**.



Administrator: C:\Windows\system32\cmd.exe - aocl flash acl0 hello_world.aocx Microsoft Windows [Uersion 6.1.7601] Copyright (c) 2009 Microsoft Corporation. All rights reserved. C:\Users\Administrator>cd C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt>aocl flash acl0 hello_world.aocx aocl flash: Running flash from C:\intelFPGA\17.1\hld\board\osk/windows64/libexec C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt>"C:/intelFPGA/17.1/quartus"\bin64\per 1\bin\perl "C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt>"C:/intelFPGA/17.1/quartus"\bin64\per 1\bin\perl "C:\intelFPGA\17.1\bind\board\osk\bringup\c5gt>"C:/intelFPGA/17.1\guartus"\bin64\per 1\bin\perl "C:\intelFPGA\17.1\bind\board\osk\bringup\c5gt>"C:/intelFPGA/17.1\guartus"\bin64\per 1\binot "Uersion 17.1.0 Build 590 10/25/2017 SJ Standard Edition 1\nfo: Wersion 17.1.0 Build 590 10/25/2017 SJ Standard Edition 1\nfo: functions, and any output files from any of the foregoing 1\nfo: functions, and any output files from any of the foregoing 1\nfo: functions, and any output files from any of the foregoing 1\nfo: the there and conditions of the Intel ProgramLicense 1\nfo: the Intel PFGA IP License Agreement, or other applicable license 1\nfo: the Intel PFGA IP License Agreement, or other applicable license 1\nfo: the sole purpose of programming logic devices manufactured by 1\nfo: Intel and sold by Intel or its authorized distributors. Please 1\nfo:

Figure 2-12 aocl flash acl0 hello_world.aocx"

After flash programming is done successfully, **developers must power off OSK board and PC**, **then restart the PC**.

Driver Installation

The **install** utility in the OSK Development Kit is used install the kernel driver on the host computer. Users of the Intel FPGA SDK for OpenCL only need to install the driver once, after that the driver should be automatically loaded each time when the machine reboots.

In **Command Prompt** window, type "**aocl install**" to install the driver as shown in **Figure 2-13**. Note that users need to have administrator privileges to install the driver.



Figure 2-13 driver installation



OpenVINO Starter Kit OpenCL www.terasic.com October 14, 2019 For windows7 x64, If it pops dialog "Windows Security" during the installation process, please choose "Install this driver software anyway" and go on as shown in Figure 2-14.



Figure 2-14 windows security

When the installation is successful, **Jungo WinDriver** and **Intel FPGA Accelerator** board can be found in the PC Device Manage as shown in Figure 2-15.



Figure 2-15 driver installation success

For driver installation on Windows10 x64 OS, please refer to the Appendix of Chapter 4.



OpenVINO Starter Kit OpenCL

2.5 OpenCL Runtime Verify

■ Test 'aocl diagnose' Command

The **diagnose** utility in the OSK board reports device information and identifies issues. The diagnose utility first verifies the installation of the kernel driver and returns the overall information of all the devices installed in a host machine.

In **Command Prompt** window, type "**aocl diagnose**" to check if the initialization completed successfully. If successful, the programming message displays "**DIAGNOSTIC_PASSED**" as shown in Figure 2-16.

```
23
                                                                                                     Administrator: C:\Windows\system32\cmd.exe
Microsoft Windows [Version 6.1.7601]
Copyright (c) 2009 Microsoft Corporation.
Microsoft
                                                                                                                    ۰
                                                            All rights reserved.
                                                                                                                   Ε
C:\Users\Administrator>aocl diagnose
Verified that the kernel mode driver is installed on the host machine.
Using board package from vendor: Terasic
Querying information for all supported devices that are installed on the host mach
ine ...
Device Name
                   Status
                                Information
                                HPC Reference Platform
PCIe dev_id = D800, bus:slot.func = 01:00.00, at Gen 2 with
ac 10
                   Passed
 4 lanes
Found 1 active device(s) installed on the host machine. To perform a full diagnost
ic on a specific device, please run
aocl diagnose <device_name>
DIAGNOSTIC_PASSED
Call "aocl diagnose <device-names>" to run diagnose for specified devices
Call "aocl diagnose all" to run diagnose for all devices
C:\Users\Administrator>
```

Figure 2-16 "aocl diagnose" messages

Note: The Cyclone V GT device supports PCIe Gen 2 x4 speed and GX device supports PCIe Gen 1 x4 speed.

■ Test 'aocl program' Command

The **program** utility in the OSK Development Kit Reference Platform programs the board with the specified .aocx file use the UB2 port.

Check whether the **hello_world** OpenCL image configures the FPGA successfully. In **Command Prompt** windows, type "cd C:\intelFPGA\17.1\hld\board\osk\bringup\<*board name*>" to go to **bringup** project folder of the board, then type "**aocl program acl0 hello_world.aocx**" to configure



the FPGA with **hello_world.aocx** OpenCL image. If the programming message displays "Program succeed" as shown in **Figure 2-17**, it means the image is programmed into the FPGA correctly.

23 Administrator: C:\Windows\system32\cmd.exe Microsoft Windows [Version 6.1.7601] Copyright (c) 2009 Microsoft Corporation. All rights reserved. C:\Users\Administrator>cd C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt}aocl program acl0 hello_world.aocx aocl program: Running program from C:\intelFPGA\17.1\hld\board\osk/windows64/libex Start to program the device acl0 ... MMD ERROR: fail reading bit CVP_EN for CvP. MMD INFO : [acl0] failed to program the device through CvP. MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@1"" MMD INFO : lation failed to program the device chrony, our "
Info: lation failed to programme the device chrony, our "
Info: lation failed to programme of "
Divergence of the lation of the foregoing for the lation of the lation of the foregoing for the lation of the foregoing for the lation of the lation of the lation of the lation of the foregoing for the lation of the latin of the lation of the lation of the lation of the latin of C:\intelFPGA\17.1\hld\board\osk\bringup\c5gt>

Figure 2-17 "aocl program acl0 hello_world.aocx" use UB2



2.6 Compile and Test OpenCL Project

This section will show how to compile and test OpenCL kernel and OpenCL Host Program for the **vector_add** project. Developers can use the same procedures to compile and test other OpenCL examples for OSK.

Compile OpenCL Kernel

The utility **aoc** (Intel SDK for OpenCL Kernel Compiler) is used to compile OpenCL kernel. In **Command Prompt** window, type "cd C:\intelFPGA\17.1\hld\board\osk\tests\vector_add" to go to **vector_add** project folder, then type "**aoc device\vector_add.cl -o bin\vector_add.aocx -board** =<board name> -v" to compile the OpenCL kernel. It will take about half an hour for compiling. When the compilation process is finished, OpenCL image file **vector_add.aocx** is generated. **Figure 2-18** is the screenshot when OpenCL kernel is compiled successfully. For required parameters to compile vector_add.cl, please refer to the README.txt that is in the same folder as the vector_add.cl. For detailed usage of **aoc**, please refer to the **Intel SDK for OpenCL Programming Guide**:

https://www.altera.com/en_US/pdfs/literature/hb/opencl-sdk/aocl_programming_guide.pdf



Figure 2-18 "aoc vector_add.cl" OpenCL kernel compile



OpenVINO Starter Kit OpenCL

Compile Host Program

Visual Studio C/C++ 2012 is used to compile the Host Program. Launch Visual Studio, and select menu item "FILE \rightarrow Open Project...". In the Open Project dialog, go to the folder "C:\intelFPGA \17.1\hld\board\osk\tests\vector_add", and select "vector_add.sln" as shown Figure 2-19.

🛛 Open Project					22	
	► hle	d ▶ board ▶ osk ▶ tests ▶	vector_add 🕨 👻 😽	Search vector_add	٩	
Organize 🔻 New folder 🔠 👻 🗍 🔞						
Recent Places	^	Name	▼ Date modifie	ed Type	Size	
En Liberarian		퉬 bin	2019/9/25 14	:34 File folder		
Desuments		鷆 device	2019/9/25 14	:34 File folder		
Music		퉬 host	2019/9/25 14	:34 File folder		
		📗 хб4	2019/9/25 14	:34 File folder		
		똃 vector_add.sln	2017/5/9 18:5	57 Microsoft Visual S		
Videos		💁 vector_add.vcxproj	2019/9/18 7:3	32 VC++ Project		
🖳 Computer						
🏭 Local Disk (C:)						
👝 Local Disk (D:)	-	•	III		- F	
F	ile nar	me: vector_add.sln	•	All Project Files (*.sln;*.ds	w;*.vc ▼ Incel	

Figure 2-19 Open vector_add.sln Host Program

After vector_add Host Program project is opened successfully, in Visual Studio IDE select menu item "BUILD \rightarrow Build Solution" to build host program. When build is successfully, you will see successful message as show in Figure 2-20. The execute file is generated in:

"C:\intelFPGA\17.1\hld\board\osk\tests\vector_add\bin\host.exe"



Figure 2-20 Message for vector_add Host Program build successfully



Test vector_add project

Firstly, in Command Prompt window, type "cd C:\intelFPGA\17.1\hld\board\osk\tests\vector_a dd\bin" to go to **vector_add\bin** project folder,

And type "aocl program acl0 vector_add.aocx" to program the bitstream into FPGA board as show in Figure 2-21.

_ 0 23 Administrator: C:\Windows\system32\cmd.exe C:\intelFPGA\17.1\hld\board\osk\tests\vector_add\bin>aocl program acl0 vector_add. aocx aocl program: Running program from C:\intelFPGA\17.1\hld\board\osk/windows64/libex Start to program the device ac10 ... Ξ MMD ERROR: fail reading bit CUP_EN for CvP. MMD INFO : [acl0] failed to program the device through CvP. MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@1"" [nfo: Info: Total CPU time (on all processors): 00:00:03 INFO: Link currently operating at 2.5 GT/s INFO: Link operating at Gen 2 with 4 lanes. INFO: Expected peak bandwidth = 2000 MB/s MMD MMD MMD Program succeed. C:\intelFPGA\17.1\hld\board\osk\tests\vector_add\bin>

Figure 2-21 Program bitstream into FPGA

Then, execute "host.exe". Figure 2-22 is the screen shot when the test is successful.





Figure 2-22 "vector_add" test successfully



Chapter 3

OpenCL for Linux

This chapter describes how to setup OSK OpenCL development environment on 64-bit Linux (Red Hat Enterprise Linux 6.5/CentOS 7.0/Ubuntu14.04 are recommended), and how to compile and test the OpenCL examples for OSK. For more details about Intel OpenCL, please refer to Intel SDK for OpenCL Getting Started document:

 $\underline{https://www.altera.com/en_US/pdfs/literature/hb/opencl-sdk/aocl_getting_started.pdf}$

3.1 Software Installation

This section describes how to download and install the required software for OpenCL.

■ Intel Quartus Prime and OpenCL

Quartus Prime Standard Edition 17.1 and Intel FPGA SDK for OpenCL 17.1 can be downloaded from the web site:

http://dl.altera.com/opencl/17.1/?edition=standard

For Quartus Prime installation, please make sure that the Cyclone V device is included.

Open the link and select the Linux SDK as Figure 3-1 shows.



Download Center

Get the complete suite of Intel® design tools

	myAltera Account Help	Terms and Condition
Design Software	Intal EDGA SDK for OpenCl™	
bedded Software		
Archives	Release date: November, 2017	
Licensing		
amming Software	Select edition: Standard 🗸	
Drivers	Select release: 17.1 V	
rd System Design		
rd Layout and Test	Download Method 👔 🖲 Akamai DLM3 Download Manager 👔 🛛 Dire(1. Quartus Prime Standar	d Edition
egacy Software	Undows SDK Linux SDK RTE Updates 2. Intel FPGA SDK for Ope 3. Arria 10 Part 1 4. Arria 10 Part 2 5. Arria 10 Part 2	
	Download and install instructions: <u>More</u> 6. Arria V	
	Read Intel FPGA SDK for OpenCL Getting Started Guide 7. Cyclone V	
	o. Stratix V	
	Intel FPGA SDK for OpenCL (includes Quartus Prime software and devices)	
	Download	

Figure 3-1 Linux SDK table

Quartus Prime software uses the built-in USB-Blaster II driver on Linux to access USB-Blaster II download cable on OSK. But after installed the Quartus Prime software with built-in driver, user needs to change the port permission for USB-Blaster II via issuing

'gedit /etc/udev/rules.d/51-usbblaster.rules'

to create and add the following lines to the /etc/udev/rules.d/51-usbblaster.rules file.

```
# USB-Blaster
ENV{ID_BUS}=="usb" ENV{ID_VENDOR_ID}=="09fb", ENV{ID_MODEL_ID}=="6001", MODE="0666"
ENV{ID_BUS}=="usb" ENV{ID_VENDOR_ID}=="09fb", ENV{ID_MODEL_ID}=="6002", MODE="0666"
ENV{ID_BUS}=="usb" ENV{ID_VENDOR_ID}=="09fb", ENV{ID_MODEL_ID}=="6003", MODE="0666"
# USB-Blaster II
ENV{ID_BUS}=="usb" ENV{ID_VENDOR_ID}=="09fb", ENV{ID_MODEL_ID}=="6010", MODE="0666"
ENV{ID_BUS}=="usb" ENV{ID_VENDOR_ID}=="09fb", ENV{ID_MODEL_ID}=="6810", MODE="0666"
```

Note: You must have system administration (root) privileges to configure the USB-Blaster II download cable driver.



GNU development tools

GNU development tools such as gcc(include g++) and make are required to build the driver and application under Linux. And the gcc version must gcc-4.8.0 or later. User can issue 'yum install gcc compat-gcc-c++ make' command to download and install them and their dependencies via internet

Note: To install the SDK on Linux, you must install it in a directory that you own (a directory which is not a system directory). You must also have sudo or root privileges.

■ OSK OpenCL BSP (Board Support Package)

After Quartus Prime and OpenCL SDK are installed, please download the OSK_OpenCL_BSP_17.1.tar.gz linux BSP for Intel FPGA OpenCL 17.1 from the web:

http://osk.terasic.com/cd

Then, decompress OSK_OpenCL_BSP_17.1.tar.gz to the "**osk**" folder under the folder "/root/intelFPGA/17.1/hld/board", where assumed Quartus Prime is installed on the folder "/root/ intelFPGA /17.1", as shown in Figure 3-2.



Figure 3-2 OSK OpenCL BSP Content



For more details about OSK OpenCL BSP, please refer to the Table 2.

Table 2 Linux BSP File

File or Folder	Description
board_env.xml	eXtensible Markup Language (XML) file that describes the
	Reference Platform to the Intel FPGA SDK for OpenCL.
Hardware	Contains the Intel Quartus Prime project templates for the OSK
	board variant.
Linux64	Contains the MMD library, kernel mode driver, and executable
	files of the SDK utilities (that is, install, uninstall, flash, program,
	diagnose) for your 64-bit operating system
Tests	Contains some OpenCL Design Examples. The following
	examples demonstrate how to describe various applications in
	OpenCL along with their respective host applications, which you
	can compile and execute on a host with an FPGA board that
	supports the Intel FPGA SDK for OpenCL.
Bringup	The demo batch files of initializing the OSK for OpenCL Use



3.2 Environment Configure

If you install the Intel FPGA development software and OpenCL SDK on a system that does not contain any .cshrc or Bash Resource file (.bashrc) in your directory, you must set the INTELFPGAOCLSDKROOT and PATH environment variables manually. And for Intel FPGA OpenCL SDK able to find the kit location of OSK correctly, the developers need to create an environment variable for the OSK board **AOCL_BOARD_PACKAGE_ROOT**, and set its value as:

"\$INTELFPGAOCLSDKROOT"/board/osk"

Alternatively, you can edit the "/etc/profile" **profile** file, and append the environment variables to it. To do this type "*gedit /etc/profile*" command on Linux Terminal to open the **profile** file by the **gedit** editor tool, and append the following setting to the **profile** file. Then, save the file and type "*source /etc/profile*" command in Linux Terminal to make the settings effect.

export QUARTUS_ROOTDIR=/root/intelFPGA/17.1/quartus export INTELFPGAOCLSDKROOT=/root/ intelFPGA/17.1/hld export AOCL_BOARD_PACKAGE_ROOT=/root/intelFPGA/17.1/hld/board/osk export PATH=\$PATH:\$INTELFPGAOCLSDKROOT/linux64/bin:\$INTELFPGAOCLSDKROOT/bin:\$INTELFPGAOCLSDKROOT/linux64/bin:\$QUARTUS_ROOTDIR/bin export LD_LIBRARY_PATH=\$AOCL_BOARD_PACKAGE_ROOT/tests/extlibs/lib:\$INTELFPGAOCLSDKRO OT/host/linux64/lib:\$AOCL_BOARD_PACKAGE_ROOT/linux64/lib export CL_CONTEXT_COMPILER_MODE_INTELFPGA=3 export QUARTUS_64BIT=1 export LM_LICENSE_FILE=/root/intelFPGA/17.1/hld/license.dat



3.3 OpenCL Environment Verify

This section will show how to make sure the OpenCL environment is setup correctly. Firstly, please open the Linux system terminal window by right click the Mouse on system desktop, then clicking on Open Terminal.

Target SDK Version

In the Linux **terminal**, type "**aocl version**" command, and make sure the version of the OpenCL SDK is listed as shown in **Figure 3-3**.

```
root@localhost:~ _ 	 ×
File Edit View Search Terminal Help
[root@localhost ~]# aocl version
aocl 17.1.0.590 (Intel(R) FPGA SDK for OpenCL(TM), Version 17.1.0 Build 590, Cop
yright (C) 2017 Intel Corporation)
[root@localhost ~]# ]
```

Figure 3-3 Version of OpenCL SDK

■ Target Board

In the Linux **terminal**, type "**aoc -list-boards**" command, and make sure "**osk**" is listed in **Board list** as shown in **Figure 3-4**.

Figure 3-4 'osk' is Listed in Board List

For more information about the aoc and aocl, refer to the 'aoc -h' and 'aocl help' command.



3.4 Initializing the FPGA for use with OpenCL

Board Setup

Before testing OpenCL on OSK, please follow the below procedures to set up the board on your PC as shown in **Figure 3-5**.

- 1. Make sure your PC is powered off.
- 2. Insert OSK board into PCI Express x4/x8 or x16 slot.
- 3. Connect 12V power source to the OSK
- 4. Connect PC's USB port to OSK UB2 port using an USB cable.



Figure 3-5 Setup OSK board on PC

• 'aocl flash' program

The **flash** utility in the OSK Development Kit Reference Platform configures the power-on image for the FPGA using the specified .aocx file. Calling into the MMD library implements the flash utility.

In the terminal, type "*cd /root/intelFPGA/17.1/hld/board/osk/bringup/<board name>*" to go to bringup folder of the board, then type "*aocl flash acl0 hello_world.aocx*" to program **hello_world.aocx** OpenCL image into the startup configuration flash of OSK. It will take about 5 minutes for flash programming as shown in Figure 3-6.



root@localhost:~/intelFPGA/17.1/hld/board/osk/bringup/c5gt × File Edit View Search Terminal Help [root@localhost c5gt]# aocl flash acl0 hello world.aocx aocl flash: Running flash from /root/intelFPGA/17.1/hld/board/osk/linux64/libexe Flash Programming of c5gt ... Info: ****************** ******* Info: Running Quartus Prime Convert programming file Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition Info: Copyright (C) 2017 Intel Corporation. All rights reserved. Info: Your use of Intel Corporation's design tools, logic functions Info: and other software and tools, and its AMPP partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Intel Program License Info: Subscription Agreement, the Intel Quartus Prime License Agreement, Info: the Intel FPGA IP License Agreement, or other applicable license Info: agreement, including, without limitation, that your use is for Info: the sole purpose of programming logic devices manufactured by Info: Intel and sold by Intel or its authorized distributors. Please Info: refer to the applicable agreement for further details. Info: Processing started: Thu Sep 26 14:21:10 2019 Info: Command: quartus cpf -c -d epcq256 -s 5cqtfd9d5 -m ASx4 flash.sof flash.ji

Figure 3-6 'aocl flash acl0 hello_world.aocx"

After flash programming is done successfully, **developers must power off OSK board and PC**, **then restart the PC**.

Driver Installation

Your system must recognize the card so that the Intel FPGA SDK for OpenCL driver can be loaded. The **install** utility is used to install the kernel driver on the host computer. Users of the Intel FPGA SDK for OpenCL only need to install the driver once, after that the driver should be automatically loaded each time when the machine reboots.

First, in the Linux **terminal**, type '**lspci** |**grep Altera**' to make sure the system recognizes the PCIe card as shown in Figure 3-7.

root@localhost:~/Desktop _	×
File Edit View Search Terminal Help	
[root@localhost Desktop]# lspci grep Altera 01:00.0 Unassigned class [ff00]: Altera Corporation Device d800 (rev 01) [root@localhost Desktop]#	

Figure 3-7 PCIE Message

Type 'aocl install' to install the driver as shown in Figure 3-8. Note that users need to have root privileges to install the driver.





Figure 3-8 driver installation

Note: if user don't use the recommended Linux system or version, recompiling the driver is needed. You can compile it by typing "*cd root/intelFPGA/17.1/hld/board/osk/linux64/driver*" (there are source code, makefile and readme.txt) to *locate at the* driver source code directory and type "*./make_all*" to compile and generate the new driver. Before recompiling the driver, user need to install the kernel package (which version should be matched the current Linux system) via issuing '*yum install kernel-devel*' command.



31

Kit

www.terasic.com October 14, 2019

3.5 OpenCL Runtime Verify

This section will show how to make sure the OpenCL runtime environment is setup correctly. Firstly, please open the Linux system **terminal** window by right click the Mouse on system desktop, then clicking on **Open Terminal**.

■ Test 'aocl diagnose' Command

The **diagnose** utility in the OSK board reports device information and identifies issues. The diagnose utility first verifies the installation of the kernel driver and returns the overall information of all the devices installed in a host machine.

The diagnose utility in the OSK board reports device information and identifies issues. The diagnose utility first verifies the installation of the kernel driver and returns the overall information of all the devices installed in a host machine.

In the Linux terminal, type "**aocl diagnose**" to check if the initialization completed successfully. If successful, the programming message displays "**DIAGNOSTIC_PASSED**" as shown in **Figure 3-9**.

```
root@localhost:~
                                                                           ×
File Edit View Search Terminal Help
[root@localhost ~]# aocl diagnose
Verified that the kernel mode driver is installed on the host machine.
Using board package from vendor: Terasic
Querying information for all supported devices that are installed on the host ma
chine ...
Device Name
              Status
                     Information
acl0
              Passed Cyclone V HPC Reference Platform
                       PCIe dev id = D800, bus:slot.func = 01:00.00, at Gen 2 wi
th 4 lanes
Found 1 active device(s) installed on the host machine. To perform a full diagno
stic on a specific device, please run
      aocl diagnose <device name>
DIAGNOSTIC PASSED
Call "aocl diagnose <device-names>" to run diagnose for specified devices
Call "aocl diagnose all" to run diagnose for all devices
[root@localhost ~]#
```

Figure 3-9 "aocl diagnose" messages

Note: The Cyclone V GT device supports PCIe Gen 2 x4 speed and GX device supports PCIe Gen 1 x4 speed.



OpenVINO Starter Kit OpenCL

Test 'aocl program' Command

The **program** utility in the OSK Development Kit Reference Platform programs the board with the specified .aocx file use the UB2 port.

Check whether the **hello_world** OpenCL image configures the FPGA successfully when OSK is power on. In the Linux terminal, type "*cd /root/intelFPGA/17.1/hld/board/osk/bringup/<board name>*"to go to bringup folder of the board, then type "*aocl program acl0 hello_world.aocx*" to configure the FPGA with **hello_world.aocx** OpenCL image. If the programming message display "Program succeed" as shown in Figure 3-10, it means the **hello_world** OpenCL image is programmed into the flash correctly.

```
root@localhost:~/intelFPGA/17.1/hld/board/osk/bringup/c5gt
                                                                              ×
                                                                          File Edit View Search Terminal Help
[root@localhost c5gt]# aocl program acl0 hello world.aocx
aocl program: Running program from /root/intelFPGA/17.1/hld/board/osk/linux64/li
bexec
Start to program the device acl0 ...
MMD INFO : [acl0] failed to program the device through CvP.
MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@1""
Info: Running Quartus Prime Programmer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
   Info: Copyright (C) 2017 Intel Corporation. All rights reserved.
   Info: Your use of Intel Corporation's design tools, logic functions
   Info: and other software and tools, and its AMPP partner logic
   Info: functions, and any output files from any of the foregoing
   Info: (including device programming or simulation files), and any
   Info: associated documentation or information are expressly subject
   Info: to the terms and conditions of the Intel Program License
   Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
   Info: the Intel FPGA IP License Agreement, or other applicable license
   Info: agreement, including, without limitation, that your use is for
   Info: the sole purpose of programming logic devices manufactured by
   Info: Intel and sold by Intel or its authorized distributors. Please
   Info: refer to the applicable agreement for further details.
   Info: Processing started: Thu Sep 26 14:29:51 2019
Info: Command: quartus pgm -c 1 -m jtag -o P;reprogram temp.sof@1
Info (213045): Using programming cable "C5P [3-1.4]"
Info (213011): Using programming file reprogram temp.sof with checksum 0x0691063
F for device 5CGTFD9D5F27@1
Info (209060): Started Programmer operation at Thu Sep 26 14:29:58 2019
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x02B040DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Thu Sep 26 14:30:02 2019
Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 487 megabytes
    Info: Processing ended: Thu Sep 26 14:30:02 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:02
Program succeed.
[root@localhost c5gt]#
```

Figure 3-10 "aocl program acl0 hello_world.aocx" use UB2



3.6 Compile and Test OpenCL Project

This section will show how to compile and run the OpenCL kernel and OpenCL Host Program for the vector_add example project. Developers can use the same procedures to compile and test other OpenCL examples (included in the kit) for OSK.

Compile OpenCL Kernel

In the terminal, type "*cd*/*root/intelFPGA/17.1/hld/board/osk/tests/vector_add*" to go to **vector_add** project folder, then type "*aoc device/vector_add.cl -o bin/vector_add.aocx -board=<board name>* -*report -v*" to compile the OpenCL kernel. It will takes about one hour for compiling. After that, the OpenCL image file *vector_add.* aocx is generated. Figure 3-11 is the screen shot when OpenCL kernel is compiled successfully. For required parameters to compile vector_add.cl, please refer to the README.html that is in the same directory.

The utility **aoc** is used to compile OpenCL kernel. For detailed usage of **aoc**, please refer to the **Intel FPGA SDK for OpenCL Programming Guide**:

http://www.altera.com/literature/hb/opencl-sdk/aocl_programming_guide.pdf root@localhost:~/intelFPGA/17.1/hld/board/osk/tests/vector_add × File Edit View Search Terminal Help [root@localhost vector add]# aoc device/vector add.cl -o bin/vector add.aocx -bo ard=c5qt -v aoc: Environment checks are completed successfully. aoc: If necessary for the compile, your BAK files will be cached here: /var/tmp/ aocl/root You are now compiling the full flow!! aoc: Selected target board c5gt aoc: Running OpenCL parser.... /root/intelFPGA/17.1/hld/board/osk/tests/vector add/device/vector add.cl:23:48: warning: declaring kernel argument with no 'restrict' may lead to low kernel per formance _kernel void vector_add(__global const float *x, /root/intelFPGA/17.1/hld/board/osk/tests/vector add/device/vector add.cl:24:48: warning: declaring kernel argument with no 'restrict' may lead to low kernel per formance __global const float *y, 2 warnings generated. aoc: OpenCL parser completed successfully. aoc: Optimizing and doing static analysis of code... aoc: Linking with IP library ... Checking if memory usage is larger than 100% aoc: First stage compilation completed successfully. Compiling for FPGA. This process may take a long time, please be patient.

Figure 3-11 'aoc vector_add.cl" OpenCL kernel compile successfully



OpenVINO Starter Kit 34 OpenCL

Compile Host Program

In the terminal, type "*cd /root/intelFPGA/17.1/hld/board/osk/tests/vector_add*" and then type "*make*" to compile the host program.

When compiling is successfully, you will see successful message as show in **Figure 3-12**. The execute file is generate in the same directory which named bin.



Test vector_add project

Firstly, in the terminal, type "*cd /root/intelFPGA/17.1/hld/board/osk/tests/vector_add/bin*" to goto the **vector_add** project folder.

And type "aocl program acl0 vector_add.aocx" to program the bitstream into FPGA board as show in Figure 3-13.

```
root@localhost:"/intelFPGA/17.1/hld/board/osk/tests/vector_add/bin
                                                                            ×
 File Edit View Search Terminal Help
[root@localhost bin]# aocl program acl0 vector add.aocx
aocl program: Running program from /root/intelFPGA/17.1/hld/board/osk/linux64/li
bexec
Start to program the device acl0 ...
MMD INFO : [acl0] failed to program the device through CvP.
MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@1""
Info: **
Info: Running Quartus Prime Programmer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017 Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions
    Info: and other software and tools, and its AMPP partner logic
    Info: functions, and any output files from any of the foregoing
    Info: (including device programming or simulation files), and any
    Info: associated documentation or information are expressly subject
    Info: to the terms and conditions of the Intel Program License
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors. Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Sep 26 15:07:12 2019
Info: Command: quartus_pgm -c 1 -m jtag -o P;reprogram_temp.sof@1
Info (213045): Using programming cable "C5P [3-1.4]"
Info (213011): Using programming file reprogram temp.sof with checksum 0x070BD41
D for device 5CGTFD9D5F27@1
```

Figure 3-13 Program bitstream into FPGA



OpenVINO Starter OpenCL

Then, launch the compiled Host Program to start vector_add execute file for the test. In the terminal type "./host". Figure 3-14 shows the execution is successful.

```
root@localhost:~/intelFPGA/17.1/hld/board/osk/tests/vector_add/bin
                                                                             ×
File Edit View Search Terminal Help
    Info: Processing ended: Thu Sep 26 15:07:18 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02
Program succeed.
[root@localhost bin]# ./host
Initializing OpenCL
Platform: Intel(R) FPGA SDK for OpenCL(TM)
Using 1 device(s)
  c5gt : Cyclone V HPC Reference Platform
Using AOCX: vector_add.aocx
Launching for device 0 (1000000 elements)
Time: 17.702 ms
Kernel time (device 0): 7.809 ms
Verification: PASS
[root@localhost bin]#
```

Figure 3-14 Successful Message for "vector_add" test





OSK Windows10 x64 OpenCL driver install

Because the Win10 system requires the signature of the inf file, sometimes, the driver of the PCIe (without signature) fails to be installed after running aocl install.

× 💾	DESKTOP-N9Q81IJ
>	Audio inputs and outputs
>	Computer
>	Disk drives
>	🔙 Display adapters
>	I Firmware
>	Human Interface Devices
>	TDE ATA/ATAPI controllers
~	🚅 Jungo
	🚽 WinDriver
>	Keyboards
>	Mice and other pointing devices
>	Monitors
>	Network adapters
~	Other devices
	K PCI Device
>	🚍 Print queues
>	🚍 Printers
>	Processors
>	Software devices
>	Sound, video and game controllers
>	Storage controllers
>	🌅 System devices
>	Universal Serial Bus controllers
>	🙀 Universal Serial Bus Keyboard Controllers
>	🚔 WSD Print Provider

As a solution, it needs to disable the driver signature, then manually install the PCIe driver. The steps are as following:



OpenVINO

OpenCL

Starter Kit 37

www.terasic.com October 14, 2019

A. Disable the driver signature in the Win10 system





2. Access "Update & Security".



3.Find Recovery. Click "Restart now" below "Advanced start-up", restart the PC.

Kit



OpenVINO Starter OpenCL

← Settings	
Home Find a setting	Recovery Reset this PC
Update & Security	If your PC isn't running well, resetting it might help. This lets you choose whether to keep your personal files or remove them, and then reinstalls Windows. Get started
Windows Defender	
T Backup	Advanced start-up
Troubleshoot	Start up from a device or disc (such as a USB drive or DVD), change your PC's firmware settings, change Windows start-up settings or
C Recovery	restore Windows from a system image. This will restart your PC. Restart now
 Activation 	
齐 Find my device	More recovery options
🖁 For developers	Learn how to start afresh with a clean installation of Windows
茵 Windows Insider Programn	le

4. After restarting, choose "Troubleshoot".

Choo	ose an optio	n	
\rightarrow	Continue Exit and continue to Windows 8.1	ወ	Turn off your PC
0	Use a device Use a USB drive, network connection, or Windows recovery DVD		
11	Troubleshoot Refresh or reset your PC, or use advanced tools		

5. Choose "Advanced options".



G	Trou	bleshoot	
	4	Refresh your PC If your PC ion't running well, you can refresh it without looing your files	Advanced options
	Ó	Reset your PC If you want to remove all of your files, you can reset your PC completely	
	4	Recovery Manager System Recovery	

6. Choose "Start-up Settings".



7.Click "Restart".





8.Enter "F7" to disable driver signature.

Use number keys or functions keys F1-F9. 1) Enable debugging 2) Enable boot logging 3) Enable low-resolution video 4) Enable Safe Mode 5) Enable Safe Mode with Networking 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure	Press a r	number to choose from the options below
 1) Enable debugging 2) Enable boot logging 3) Enable low-resolution video 4) Enable Safe Mode 5) Enable Safe Mode with Networking 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	Use numbe	r keys or functions keys F1-F9.
 2) Enable boot logging 3) Enable low-resolution video 4) Enable Safe Mode 5) Enable Safe Mode with Networking 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	1) Enable	e debugging
 3) Enable low-resolution video 4) Enable Safe Mode 5) Enable Safe Mode with Networking 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	2) Enabl	e boot logging
 4) Enable Safe Mode 5) Enable Safe Mode with Networking 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	3) Enabl	e low-resolution video
 5) Enable Safe Mode with Networking 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	4) Enabl	e Safe Mode
 6) Enable Safe Mode with Command Prompt 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	5) Enabl	e Safe Mode with Networking
 7) Disable driver signature enforcement 8) Disable early launch anti-malware protection 9) Disable automatic restart after failure 	6) Enabl	e Safe Mode with Command Prompt
8) Disable early launch anti-malware protection 9) Disable automatic restart after failure	7) Disab	le driver signature enforcement
9) Disable automatic restart after failure	8) Disab	le early launch anti-malware protection
	9) Disab	le automatic restart after failure
Press F10 for more options	Drocc F1) for more options
Press F10 for more options	Press F1	D for more options

B. Install the PCI driver manually

1. After disable driver signature enforcement and restarting the system. Open the **Device Manager**, you can see a **PCI Device** with a yellow exclamation mark.

Right Click --> Update Drivers - PCI Device --> Browse my computer for driver software





2. Choose "Let me pick from a list of available drivers on my computer", Click "Next".

	Update Drivers – PCI Device	
I	Browse for drivers on your computer	
	Search for drivers in this location:	
	D:\intelFPGA\17.1\hld\board\c5p\windows64\driver	
6	Include subfolders	
Г		
Γ	→ Let me pick from a list of available drivers on my computer	
ſ	→ Let me pick from a list of available drivers on my computer This list will show available drivers compatible with the device, and all drivers in the same category as the device.	
	→ Let me pick from a list of available drivers on my computer This list will show available drivers compatible with the device, and all drivers in the same category as the device.	
	→ Let me pick from a list of available drivers on my computer This list will show available drivers compatible with the device, and all drivers in the same category as the device.	

3.Continue choose "Next".

Г



Update Drivers – PCI Device	
Select your device's type from the list below.	
Common handware burger	
Common nardware types:	•
61883 devices	
Audio inputs and outputs	
Audio Processing Objects (APOs)	
Audio/video control devices	
🗃 Batteries	
Biometric devices	
8 Bluetooth	
🧕 Cameras	
Cassette drives	
Togital Media Devices	
- Disk drives	 ~

4. Choose "Have Disk ..."

÷	📕 Upda	ate Drivers – PCI Device	×
	Select	the device driver you want to install for this hardware.	
		Select the manufacturer and model of your hardware device and then click Next. If you have a disk that contains the driver that you want to install, click Have Disk.	
	(Retriev	ing a list of all devices)	
		<u>H</u> ave Disk	
		Next Cance	I

5.Click Browse, locate BSP to osk/windows64/driver/acl_boards.inf, Click "OK".





6.Select "Intel(R) FPGA Accelerator", Click "Next" to continue the installation.

Update Drivers – PCI Device	
Select the device driver you want to install for this hardware.	
Select the manufacturer and model of your hardware device and then click Next. If you have disk that contains the driver that you want to install, click Have Disk.	а
Show <u>c</u> ompatible hardware	
Model Intel(R) FPGA Accelerator	
This driver is not digitally signed. Have Disk	
Tell me why driver signing is important	
<u>N</u> ext Car	nce

7.Select "Install this driver software anyway" in the pop-up "Windows Security" window.



cann	ng drivers
> w	indows Security X
X	Windows can't verify the publisher of this driver software
	your device.

8.Installation complete.

		Х
~	Update Drivers – Intel(R) FPGA Accelerator	
	Windows has successfully updated your drivers	
	Windows has finished installing the drivers for this device:	
	Intel(R) FPGA Accelerator	

9.In the device manager, the Jungo Windriver and the OSK PCIE driver are both installed successfully.







Revision History

Version	Change Log
V1.0	Initial Version

Copyright Statement

Copyright © 2018 Terasic Inc. All Rights Reserved.

