



1. Project Drawing Numbers:	
Raw PCB	100-0320611-B1
Gerber Files	110-0320611-B1
PCB Design Files	120-0320611-B1
Assembly Drawing	130-0320611-B1
Fab Drawing	140-0320611-B1
Schematic Drawing	150-0320611-B1
PCB Film	160-0320611-B1
Bill of Materials	170-0320611-B1
Schematic Design Files	180-0320611-B1
Functional Specification	210-0320611-B1
PCB Layout Guidelines	220-0320611-B1
Assembly Rework	320-0320611-B1

Small Form-Factor Pluggable (SFP) High Speed Mezzanine Card (HSMC)




PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	Power
3	Clocks
4	PLL
5	XCVR Base SFP Connectors
6	LVDS Based SFP Connectors
7	HSMC
8	-----
9	-----
10	-----

Power





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title SFP HSMC		
Copyright (c) 2008, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0320611-B1	Rev B-1
Date: Thursday, December 11, 2008	Sheet 2	of 7

Clocks



PLL

CLK_IN = 30.72MHz
SMA_REFCLK_p/n = 245.76MHz
Switch Settings
M(8:0) = 0 0001 0000
NA(2:0) = 001



PARALLEL LOAD M AND N VALUES.








Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title SFP HSMC			
Copyright (c) 2008, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320611-B1		Rev B-1
Date: Thursday, December 11, 2008		Sheet 4	of 7

XCVR Based SFP Connectors

SFPs 0-3


SFP/+ MODULE 0			
16	VCCT_0	TD_P_0	
15	VCCR_0	TD_N_0	
13	RD_P_0	LOS_0	
12	RD_N_0	TX_FAULT_0	
3	TX_DISABLE_0	VEET_0	
7	RATE_SEL_0	VEET_0	
6	MOD_DEF0_0	VEER_0	
5	MOD_DEF1_0	VEER_0	
4	MOD_DEF2_0	VEER_0	
		VEER/RS1_0	
SFP/+ MODULE 1			
36	VCCT_1	TD_P_1	
35	VCCR_1	TD_N_1	
33	RD_P_1	LOS_1	
32	RD_N_1	TX_FAULT_1	
23	TX_DISABLE_1	VEET_1	
27	RATE_SEL_1	VEET_1	
26	MOD_DEF0_1	VEER_1	
31	MOD_DEF1_1	VEER_1	
24	MOD_DEF2_1	VEER_1	
		VEER/RS1_1	
SFP/+ MODULE 2			
56	VCCT_2	TD_P_2	
55	VCCR_2	TD_N_2	
53	RD_P_2	LOS_2	
52	RD_N_2	TX_FAULT_2	
43	TX_DISABLE_2	VEET_2	
47	RATE_SEL_2	VEET_2	
46	MOD_DEF0_2	VEER_2	
45	MOD_DEF1_2	VEER_2	
44	MOD_DEF2_2	VEER_2	
		VEER/RS1_2	
SFP/+ MODULE 3			
76	VCCT_3	TD_P_3	
75	VCCR_3	TD_N_3	
73	RD_P_3	LOS_3	
72	RD_N_3	TX_FAULT_3	
63	TX_DISABLE_3	VEET_3	
67	RATE_SEL_3	VEET_3	
66	MOD_DEF0_3	VEER_3	
65	MOD_DEF1_3	VEER_3	
64	MOD_DEF2_3	VEER_3	
		VEER/RS1_3	





NOTE 1: 1uH ferrite bead should have a DC resistance of less than 1-ohm.

NOTE 2: Bypass Capacitors should be placed as close to the associated 20-pin connector as possible.


NOTE 3: Assuming that the SFP RD 100-ohm termination on the Host Board FPGA device will be implemented via the on-chip termination circuit.



If using SFP this pin must be grounded.
If using SFP+:
0= TX datarates <= 4.25GB/s
1= TX datarates > 4.25GB/s





SFP Modules - Signal Connections will be made in the schematic on the connectors.



LVDS Based SFP Connectors


SFPs 4-7



NOTE 1: 1uH ferrite bead should have a DC resistance of less than 1-ohm.

NOTE 2: Bypass Capacitors should be placed as close to the associated 20-pin connector as possible.

NOTE 3: Assuming that the SFP RD 100-ohm termination on the Host Board FPGA device will be implemented via the on-chip termination circuit.





If using SFP this pin must be grounded.


If using SFP+:

0= TX datarates <= 4.25GB/s

1= TX datarates > 4.25GB/s







CAGE GND & MOUNTING HOLES



Optical (SFP) Transceiver Cage & Connector

SFP Modules - Signal Connections will be made in the schematic on the connectors.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title			
SFP HSMC			
Copyright (c) 2008, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320611-B1	B-1	
Date:	Thursday, December 11, 2008	Sheet	6 of 7

High Speed Mezzanine Card (HSMC)

