


Block Diagram

System


FPGA

HPS



Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
A7SK		
Size	Document Number	Rev
B	Block Diagram	A
Date:	Tuesday, March 21, 2023	Sheet 2 of 52

Clock Tree



IO Bank 2E vccio = 1.2V

U35E

AGFB027R24C2E2VR2

DDR4 SO-DIMM B

DDR4B CK	11,31,32
DDR4B CK_n	11,31,32
DDR4B BA[1..0]	11,31,32
DDR4B BG[1..0]	11,31,32
DDR4B OD1	11,31,32
DDR4B CS_n	11,31,32
DDR4B DQ[71..0]	11,31,32
DDR4B DQS[8..0]	11,31,32
DDR4B DQS_n[8..0]	11,31,32
DDR4B A[16..0]	11,31,32
DDR4B DBI_n[8..0]	11,31,32
DDR4B CKE	11,31,32
DDR4B RESET_n	11,31,32
DDR4B PAR	11,31,32
DDR4B ACT_n	11,31,32
DDR4B ALERT_n	11,31,32

RAS_n is a multiplexed function with A16
CAS_n is a multiplexed function with A15
WE_n is a multiplexed function with A14

CLK 50 B2E_p 6
CLK 50 B2E_n 6

DDR4B_DQ51	DA55	IO_2E/DIFF_RX_2E1N/95/DQ24
DDR4B_DQ53	CY54	IO_2E/DIFF_RX_2E1P/94/DQ24
DDR4B_DQ55	DC55	IO_2E/DIFF_TX_2E1N/93/DQ24
DDR4B_DQ49	DD54	IO_2E/DIFF_TX_2E1P/92/DQ24
	DA53	IO_2E/DIFF_RX_2E2N/91/DQ24
DDR4B_DBI_n6	CY52	IO_2E/DIFF_RX_2E2P/90/DQ24
DDR4B_DQS_n6	DC53	IO_2E/DIFF_TX_2E2N/89/DQSN24/CQN24
DDR4B_DQ56	DD52	IO_2E/DIFF_TX_2E2P/88/DQSN24/CQ24
DDR4B_DQ50	DA51	IO_2E/DIFF_RX_2E3N/87/DQ24
DDR4B_DQ54	CY50	IO_2E/DIFF_RX_2E3P/86/DQ24
DDR4B_DQ48	DC51	IO_2E/DIFF_TX_2E3N/85/DQ24
DDR4B_DQ52	DD50	IO_2E/DIFF_TX_2E3P/84/DQ24
DDR4B_DQ63	DE53	IO_2E/DIFF_RX_2E4N/83/DQ25
DDR4B_DQ81	DF52	IO_2E/DIFF_RX_2E4P/82/DQ25
DDR4B_DQ59	DG51	IO_2E/DIFF_TX_2E4N/81/DQ25
DDR4B_DQ57	DH50	IO_2E/DIFF_TX_2E4P/80/DQ25
	DE49	IO_2E/DIFF_RX_2E5N/79/DQ25
DDR4B_DBI_n7	DF48	IO_2E/DIFF_RX_2E5P/78/DQ25
DDR4B_DQS_n7	DJ49	IO_2E/PLL_2E_T_CLKOUT1N/DIFF_TX_2E5N/77/DQSN25/CQN25
DDR4B_DQ57	DH48	IO_2E/PLL_2E_T_CLKOUT1P.PLL_2E_T_CLKOUT1.PLL_2E_T_FB1/DIFF_TX_2E5P/76/DQSN25/CQ25
DDR4B_DQ56	DE47	IO_2E/DIFF_RX_2E6N/75/DQ25
DDR4B_DQ60	DF46	IO_2E/DIFF_TX_2E6P/74/DQ25
DDR4B_DQ62	DJ47	IO_2E/DIFF_TX_2E6N/73/DQ25
DDR4B_DQ58	DH46	IO_2E/DIFF_TX_2E6P/72/DQ25
DDR4B_DQ45	DA49	IO_2E/CLK_T_2E_0N/DIFF_RX_2E7N/71/DQ26
DDR4B_DQ47	CY48	IO_2E/CLK_T_2E_0P/DIFF_RX_2E7P/70/DQ26
DDR4B_DQ43	DC49	IO_2E/DIFF_TX_2E7N/69/DQ26
DDR4B_DQ41	DD48	IO_2E/DIFF_TX_2E7P/68/DQ26
	DA47	IO_2E/PLL_2E_T_CLKOUT0N/DIFF_RX_2E8N/67/DQ26
DDR4B_DBI_n5	CY46	IO_2E/PLL_2E_T_CLKOUT0P.PLL_2E_T_CLKOUT0.PLL_2E_T_FB0/DIFF_RX_2E8P/66/DQ26
DDR4B_DQS_n5	DC47	IO_2E/DIFF_TX_2E8N/65/DQSN26/CQN26
DDR4B_DQ55	DD46	IO_2E/DIFF_TX_2E8P/64/DQSN26/CQ26
DDR4B_DQ42	DA45	IO_2E/DIFF_RX_2E9N/63/DQ26
DDR4B_DQ44	CY44	IO_2E/DIFF_TX_2E9P/62/DQ26
DDR4B_DQ40	DC45	IO_2E/DIFF_TX_2E9N/61/DQ26
DDR4B_DQ46	DD44	IO_2E/DIFF_TX_2E9P/60/DQ26
DDR4B_DQ69	DE45	IO_2E/DIFF_RX_2E10N/59/DQ27
DDR4B_DQ67	DF44	IO_2E/DIFF_RX_2E10P/58/DQ27
DDR4B_DQ65	DJ45	IO_2E/DIFF_TX_2E10N/57/DQ27
DDR4B_DQ71	DH44	IO_2E/DIFF_TX_2E10P/56/DQ27
	DE43	IO_2E/DIFF_RX_2E11N/55/DQ27
DDR4B_DBI_n8	DF42	IO_2E/DIFF_RX_2E11P/54/DQ27
DDR4B_DQS_n8	DJ43	IO_2E/DIFF_TX_2E11N/53/DQSN27/CQN27
DDR4B_DQ58	DH42	IO_2E/DIFF_TX_2E11P/52/DQSN27/CQ27
DDR4B_DQ66	DE41	IO_2E/DIFF_RX_2E12N/51/DQ27
DDR4B_DQ68	DF40	IO_2E/DIFF_RX_2E12P/50/DQ27
DDR4B_DQ64	DJ41	IO_2E/DIFF_TX_2E12N/49/DQ27
DDR4B_DQ70	DH40	IO_2E/DIFF_TX_2E12P/48/DQ27

IO_2E/CLK_B_2E_0N/DIFF_RX_2E19N/23/DQ30	CN53	CLK 50 B2E_n
IO_2E/CLK_B_2E_0P/DIFF_RX_2E19P/22/DQ30	CM52	CLK 50 B2E_p
IO_2E/DIFF_TX_2E19N/21/DQ30	CR53	
IO_2E/DIFF_TX_2E19P/20/DQ30	CT52	
IO_2E/DIFF_RX_2E20N/19/DQ30	CL51	
IO_2E/DIFF_TX_2E20P/18/DQ30	CK50	
IO_2E/DIFF_TX_2E20N/17/DQSN30/CQN30	CN51	
IO_2E/DIFF_TX_2E20P/16/DQSN30/CQ30	CP50	
IO_2E/DIFF_RX_2E21N/15/DQ30	CL49	
IO_2E/DIFF_RX_2E21P/14/DQ30	CK48	
IO_2E/DIFF_TX_2E21N/13/DQ30	CN49	
IO_2E/DIFF_TX_2E21P/12/DQ30	CP48	
IO_2E/DIFF_RX_2E22N/11/DQ31	CW55	
IO_2E/DIFF_RX_2E22P/10/DQ31	CV54	
IO_2E/DIFF_TX_2E22N/9/DQ31	CW53	
IO_2E/DIFF_TX_2E22P/8/DQ31	CV52	
IO_2E/DIFF_RX_2E23N/7/DQ31	CR51	
IO_2E/DIFF_RX_2E23P/6/DQ31	CT50	
IO_2E/DIFF_TX_2E23N/5/DQSN31/CQN31	CW51	
IO_2E/DIFF_TX_2E23P/4/DQSN31/CQ31	CV50	
IO_2E/DIFF_RX_2E24N/3/DQ31	CR49	
IO_2E/DIFF_RX_2E24P/2/DQ31	CT48	
IO_2E/DIFF_TX_2E24N/1/DQ31	CW49	
IO_2E/DIFF_TX_2E24P/1/DQ31	CV48	

TOP BOT

terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **A7SK**


Size B: Document Number: FPGA Bank 2E Rev A

Date: Wednesday, May 10, 2023 Sheet 10 of 52

DDR4 SO-DIMM B

DDR4B_CK	31,32
DDR4B_CK_n	31,32
DDR4B_BA[1_0]	31,32
DDR4B_BG[1_0]	31,32
DDR4B_ODT	31,32
DDR4B_CS_n	31,32
DDR4B_DQ[71_0]	10,31,32
DDR4B_DQS[6_0]	10,31,32
DDR4B_DQS_n[6_0]	10,31,32
DDR4B_A[16_0]	31,32
DDR4B_DBI_n[8_0]	10,31,32
DDR4B_CKE	31,32
DDR4B_RESET_n	31,32
DDR4B_PAR	31,32
DDR4B_ACT_n	31,32
DDR4B_ALERT_n	31,32
DDR4B_REFCLK_p	6
DDR4B_REFCLK_n	6


RAS_n is a multiplexed function with A16
CAS_n is a multiplexed function with A15
WE_n is a multiplexed function with A14



DDR4B_DQ0	DE29
DDR4B_DQ6	DF28
DDR4B_DQ2	DJ29
DDR4B_DQ4	DI28
DDR4B_DBI_n0	DF30
DDR4B_DQS_n0	DJ31
DDR4B_DQS0	DH30
DDR4B_DQ7	DE33
DDR4B_DQ3	DF32
DDR4B_DQ5	DJ33
DDR4B_DQ1	DH32
DDR4B_BG0	DA33
DDR4B_BA1	CY32
DDR4B_ALERT1_n	DD32
DDR4B_A16	DA35
DDR4B_A15	CY34
DDR4B_A14	DC35
DDR4B_A13	DD34
DDR4B_A12	DA37
DDR4B_RZQ	CY36
DDR4B_REFCLK_n	DC37
DDR4B_REFCLK_p	DD36
DDR4B_A11	DE35
DDR4B_A10	DF34
DDR4B_A9	DJ35
DDR4B_A8	DH34
DDR4B_A7	DE37
DDR4B_A6	DF36
DDR4B_A5	DJ37
DDR4B_A4	DH36
DDR4B_A3	DE39
DDR4B_A2	DF38
DDR4B_A1	DJ39
DDR4B_A0	DH38
DDR4B_PAR	DA39
DDR4B_CK_n	DC39
DDR4B_CK	DD38
DDR4B_CKE	DA41
DDR4B_ODT	DC41
DDR4B_ACT_n	DD40
DDR4B_CS_n	CY42
DDR4B_RESET_n	DC43
DDR4B_BG1	DD42

U35D

IO Bank 2F



AGF0027R24C2E2V2R


CR37	DDR4B_DQ12
CT36	DDR4B_DQ10
CW37	DDR4B_DQ14
CV36	DDR4B_DQ8
CR39	
CT38	DDR4B_DBI_n1
CW39	DDR4B_DQS_n1
CV38	DDR4B_DQS1
CR41	DDR4B_DQ15
CT40	DDR4B_DQ9
CW41	DDR4B_DQ13
CV40	DDR4B_DQ11
CL37	DDR4B_DQ34
CK36	DDR4B_DQ38
CN37	DDR4B_DQ32
CP36	DDR4B_DQ36
CL39	
CK38	DDR4B_DBI_n4
CN39	DDR4B_DQS_n4
CP38	DDR4B_DQS4
CL41	DDR4B_DQ35
CK40	DDR4B_DQ37
CN41	DDR4B_DQ39
CP40	DDR4B_DQ33
CR43	DDR4B_DQ23
CT42	DDR4B_DQ20
CW43	DDR4B_DQ18
CV42	DDR4B_DQ16
CR45	
CT44	DDR4B_DBI_n2
CW45	DDR4B_DQS_n2
CV44	DDR4B_DQS2
CR47	DDR4B_DQ21
CT46	DDR4B_DQ22
CW47	DDR4B_DQ19
CV46	DDR4B_DQ17
CL43	DDR4B_DQ30
CK42	DDR4B_DQ31
CN43	DDR4B_DQ24
CP42	DDR4B_DQ28
CL45	
CK44	DDR4B_DBI_n3
CN45	DDR4B_DQS_n3
CP44	DDR4B_DQS3
CL47	DDR4B_DQ27
CK46	DDR4B_DQ29
CN47	DDR4B_DQ25
CP46	DDR4B_DQ26

terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **A7SK**

Size B: Document Number: **FPGA Bank 2F** Rev A

Date: **Wednesday, May 10, 2023** Sheet **11** of **52**



U35C

IO Bank 2C VCCIO = VCCIO_FMCP_HAB (1.2 or 1.5V)

FMCP_HA_n7	DE17	IO_2C/DIFF_RX_2C1N/95/DQ8	IO_2C/DIFF_RX_2C13N/47/DQ12	CL25	FMCP_HB_n15
FMCP_HA_p7	DF16	IO_2C/DIFF_RX_2C1P/94/DQ8	IO_2C/DIFF_RX_2C13P/46/DQ12	CK24	FMCP_HB_p15
FMCP_HA_n4	DJ17	IO_2C/DIFF_TX_2C1N/93/DQ8	IO_2C/DIFF_TX_2C13N/45/DQ12	CN25	FMCP_HB_n4
FMCP_HA_p4	DH16	IO_2C/DIFF_TX_2C1P/92/DQ8	IO_2C/DIFF_TX_2C13P/44/DQ12	CP24	FMCP_HB_p4
FMCP_HA_n9	DE19	IO_2C/DIFF_RX_2C2N/91/DQ8	IO_2C/DIFF_RX_2C14N/43/DQ12	CL27	FMCP_HB_n11
FMCP_HA_p9	DF18	IO_2C/DIFF_RX_2C2P/90/DQ8	IO_2C/DIFF_RX_2C14P/42/DQ12	CK26	FMCP_HB_p11
FMCP_HA_n8	DJ19	IO_2C/DIFF_TX_2C2N/89/DQSN8/CQN8	IO_2C/DIFF_TX_2C14N/41/DQSN12/CQN12	CN27	FMCP_HB_n2
FMCP_HA_p8	DH18	IO_2C/DIFF_TX_2C2P/88/DQSN8/CQ8	IO_2C/DIFF_TX_2C14P/40/DQSN12/CQ12	CP26	FMCP_HB_p2
FMCP_HA_n13	DE21	IO_2C/DIFF_RX_2C3N/87/DQ8	IO_2C/DIFF_RX_2C15N/39/DQ12	CL29	FMCP_HB_n3
FMCP_HA_p13	DF20	IO_2C/DIFF_RX_2C3P/86/DQ8	IO_2C/DIFF_RX_2C15P/38/DQ12	CK28	FMCP_HB_p3
FMCP_HA_n6	DJ21	IO_2C/DIFF_TX_2C3N/85/DQ8	IO_2C/DIFF_TX_2C15N/37/DQ12	CN29	FMCP_HB_n6
FMCP_HA_p6	DH20	IO_2C/DIFF_TX_2C3P/84/DQ8	IO_2C/DIFF_TX_2C15P/36/DQ12	CP28	FMCP_HB_p6
FMCP_HA_n5	DA21	IO_2C/DIFF_RX_2C4N/83/DQ9	IO_2C/DIFF_RX_2C16N/35/DQ13	CR25	FMCP_HB_n7
FMCP_HA_p5	CY20	IO_2C/DIFF_RX_2C4P/82/DQ9	IO_2C/DIFF_RX_2C16P/34/DQ13	CT24	FMCP_HB_p7
FMCP_HA_n2	DC21	IO_2C/DIFF_TX_2C4N/81/DQ9	IO_2C/DIFF_TX_2C16N/33/DQ13	CW25	FMCP_HB_n8
FMCP_HA_p2	DD20	IO_2C/DIFF_TX_2C4P/80/DQ9	IO_2C/DIFF_TX_2C16P/32/DQ13	CV24	FMCP_HB_p8
FMCP_HA_n3	DA23	IO_2C/DIFF_RX_2C5N/79/DQ9	IO_2C/DIFF_RX_2C17N/31/DQ13	CR27	
FMCP_HA_p3	CY22	IO_2C/DIFF_RX_2C5P/78/DQ9	IO_2C/DIFF_RX_2C17P/30/DQ13	CT26	
FMCP_HA_n0	DC23	IO_2C/PLL_2C_T_CLKOUT1N/DIFF_TX_2C5N/77/DQSN9/CQN9	IO_2C/PLL_2C_B_CLKOUT1N/DIFF_TX_2C17N/29/DQSN13/CQN13	CW27	FMCP_HB_n0
FMCP_HA_p0	DD22	IO_2C/PLL_2C_T_CLKOUT1P/PLL_2C_T_CLKOUT1P/PLL_2C_T_FB1/DIFF_TX_2C5P/76/DQSN9/CQ9	IO_2C/PLL_2C_B_CLKOUT1P/PLL_2C_B_CLKOUT1P/PLL_2C_B_FB1/DIFF_TX_2C17P/28/DQSN13/CQ13	CV26	FMCP_HB_p0
FMCP_HA_n22	DA25	IO_2C/DIFF_RX_2C6N/75/DQ9	IO_2C/DIFF_RX_2C18N/27/DQ13	CR29	FMCP_HB_n5
FMCP_HA_p22	CY24	IO_2C/RZQ_2C/DIFF_RX_2C6P/74/DQ9	IO_2C/RZQ_2C/DIFF_RX_2C18P/26/DQ13	CT28	FMCP_HB_p5
FMCP_HA_n17	DC25	IO_2C/CLK_T_2C_1N/DIFF_TX_2C6N/73/DQ9	IO_2C/CLK_B_2C_1N/DIFF_TX_2C18N/25/DQ13	CW29	FMCP_CLK_M2C_n1
FMCP_HA_p17	DD24	IO_2C/CLK_T_2C_1P/DIFF_TX_2C6P/72/DQ9	IO_2C/CLK_B_2C_1P/DIFF_TX_2C18P/24/DQ13	CV28	FMCP_CLK_M2C_p1
FMCP_HA_n1	DE23	IO_2C/CLK_T_2C_0N/DIFF_RX_2C7N/71/DQ10	IO_2C/CLK_B_2C_0N/DIFF_RX_2C19N/23/DQ14	CR31	FMCP_HB_n1
FMCP_HA_p1	DF22	IO_2C/CLK_T_2C_0P/DIFF_RX_2C7P/70/DQ10	IO_2C/CLK_B_2C_0P/DIFF_RX_2C19P/22/DQ14	CT30	FMCP_HB_p1
FMCP_HA_n10	DJ23	IO_2C/DIFF_TX_2C7N/69/DQ10	IO_2C/DIFF_TX_2C19N/21/DQ14	CW31	FMCP_HB_n10
FMCP_HA_p10	DH22	IO_2C/DIFF_TX_2C7P/68/DQ10	IO_2C/DIFF_TX_2C19P/20/DQ14	CV30	FMCP_HB_p10
FMCP_HA_n16	DE25	IO_2C/PLL_2C_T_CLKOUT0N/DIFF_RX_2C8N/67/DQ10	IO_2C/PLL_2C_B_CLKOUT0N/DIFF_RX_2C20N/19/DQ14	CR33	FMCP_HB_n13
FMCP_HA_p16	DF24	IO_2C/PLL_2C_T_CLKOUT0P/PLL_2C_T_CLKOUT0P/PLL_2C_T_FB0/DIFF_RX_2C8P/66/DQ10	IO_2C/PLL_2C_B_CLKOUT0P/PLL_2C_B_CLKOUT0P/PLL_2C_B_FB0/DIFF_RX_2C20P/18/DQ14	CT32	FMCP_HB_p13
FMCP_HA_n12	DJ25	IO_2C/DIFF_TX_2C8N/65/DQSN10/CQN10	IO_2C/DIFF_TX_2C20N/17/DQSN14/CQN14	CW33	FMCP_HB_n14
FMCP_HA_p12	DH24	IO_2C/DIFF_TX_2C8P/64/DQSN10/CQ10	IO_2C/DIFF_TX_2C20P/16/DQSN14/CQ14	CV32	FMCP_HB_p14
FMCP_HA_n14	DE27	IO_2C/DIFF_RX_2C9N/63/DQ10	IO_2C/DIFF_RX_2C21N/15/DQ14	CR35	FMCP_HB_n21
FMCP_HA_p14	DF26	IO_2C/DIFF_RX_2C9P/62/DQ10	IO_2C/DIFF_RX_2C21P/14/DQ14	CT34	FMCP_HB_p21
FMCP_HA_n15	DJ27	IO_2C/DIFF_TX_2C9N/61/DQ10	IO_2C/DIFF_TX_2C21N/13/DQ14	CW35	FMCP_HB_n17
FMCP_HA_p15	DH26	IO_2C/DIFF_TX_2C9P/60/DQ10	IO_2C/DIFF_TX_2C21P/12/DQ14	CV34	FMCP_HB_p17
FMCP_HA_n11	DA27	IO_2C/DIFF_RX_2C10N/59/DQ11	IO_2C/DIFF_RX_2C22N/11/DQ15	CL31	FMCP_HB_n9
FMCP_HA_p11	CY26	IO_2C/DIFF_RX_2C10P/58/DQ11	IO_2C/DIFF_RX_2C22P/10/DQ15	CK30	FMCP_HB_p9
FMCP_HA_n19	DC27	IO_2C/DIFF_TX_2C10N/57/DQ11	IO_2C/DIFF_TX_2C22N/9/DQ15	CN31	FMCP_HB_n12
FMCP_HA_p19	DD26	IO_2C/DIFF_TX_2C10P/56/DQ11	IO_2C/DIFF_TX_2C22P/8/DQ15	CP30	FMCP_HB_p12
FMCP_HA_n20	DA29	IO_2C/DIFF_RX_2C11N/55/DQ11	IO_2C/DIFF_RX_2C23N/7/DQ15	CL33	FMCP_HB_n19
FMCP_HA_p20	CY28	IO_2C/DIFF_RX_2C11P/54/DQ11	IO_2C/DIFF_RX_2C23P/6/DQ15	CK32	FMCP_HB_p19
FMCP_HA_n21	DC29	IO_2C/DIFF_TX_2C11N/53/DQSN11/CQN11	IO_2C/DIFF_TX_2C23N/5/DQSN15/CQN15	CN33	FMCP_HB_n16
FMCP_HA_p21	DD28	IO_2C/DIFF_TX_2C11P/52/DQSN11/CQ11	IO_2C/DIFF_TX_2C23P/4/DQSN15/CQ15	CP32	FMCP_HB_p16
FMCP_HA_n18	DA31	IO_2C/DIFF_RX_2C12N/51/DQ11	IO_2C/DIFF_RX_2C24N/3/DQ15	CL35	FMCP_HB_n18
FMCP_HA_p18	CY30	IO_2C/DIFF_RX_2C12P/50/DQ11	IO_2C/DIFF_RX_2C24P/2/DQ15	CK34	FMCP_HB_p18
FMCP_HA_n23	DC31	IO_2C/DIFF_TX_2C12N/49/DQ11	IO_2C/DIFF_TX_2C24N/1/DQ15	CN35	FMCP_HB_n20
FMCP_HA_p23	DD30	IO_2C/DIFF_TX_2C12P/48/DQ11	IO_2C/DIFF_TX_2C24P/1/DQ15	CP34	FMCP_HB_p20

TOP BOT

AGFB027R24C2E2VR2

Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
A7SK	
Size	Document Number
B	FPGA Bank 2C
Date:	Wednesday, May 10, 2023
Sheet	12 of 52
Rev	A

U35B

IO Bank 2D vccio = 1.2V

- FMCP_LA_n16 DE3
- FMCP_LA_p16 DF2
- FMCP_LA_n11 DE5
- FMCP_LA_p11 DF4
- FMCP_LA_n6 DE7
- FMCP_LA_p6 DF6
- FMCP_LA_n5 DJ7
- FMCP_LA_p5 DH6
- FMCP_LA_n8 DE9
- FMCP_LA_p8 DF8
- FMCP_LA_n9 DJ9
- FMCP_LA_p9 DH8

- BUTTON0 DA9
- BUTTON1 CY8
- LED1 DC9
- LED0 DD8
- FMCP_SCL DA11
- SW0 CY10
- SW1 DC11
- FMCP_LA_n1 DD10
- FMCP_LA_p1 DA13
- FMCP_LA_p3 CY12
- CLK_50_B2D_n DC13
- CLK_50_B2D_p DD12

- FMCP_LA_n0 DE11
- FMCP_LA_p0 DF10
- FMCP_LA_n13 DJ11
- FMCP_LA_p13 DH10
- FMCP_LA_n10 DE13
- FMCP_LA_p10 DF12
- FMCP_LA_n15 DJ13
- FMCP_LA_p15 DH12
- FMCP_LA_n14 DE15
- FMCP_LA_p14 DF14
- FMCP_LA_n7 DJ15
- FMCP_LA_p7 DH14

- FMCP_SYNC_M2C_n DA15
- FMCP_SYNC_M2C_p CY14
- FMCP_LA_n4 DC15
- FMCP_LA_p4 DD14
- FMCP_GA0 DA17
- FMCP_GA1 CY16
- SW1 DC17
- SW0 DD16
- FMCP_LA_n12 DA19
- FMCP_LA_p12 CY18
- FMCP_LA_n2 DC19
- FMCP_LA_p2 DD18

- IO_2D/DIFF_RX_2D1N/95/DQ0
- IO_2D/DIFF_RX_2D1P/94/DQ0
- IO_2D/DIFF_TX_2D1N/93/DQ0
- IO_2D/DIFF_TX_2D1P/92/DQ0
- IO_2D/DIFF_RX_2D2N/91/DQ0
- IO_2D/DIFF_RX_2D2P/90/DQ0
- IO_2D/DIFF_TX_2D2N/89/DQSN0/CQN0
- IO_2D/DIFF_TX_2D2P/88/DQSN0/CQ0
- IO_2D/DIFF_RX_2D3N/87/DQ0
- IO_2D/DIFF_RX_2D3P/86/DQ0
- IO_2D/DIFF_TX_2D3N/85/DQ0
- IO_2D/DIFF_TX_2D3P/84/DQ0

- IO_2D/DIFF_RX_2D4N/83/DQ1
- IO_2D/DIFF_RX_2D4P/82/DQ1
- IO_2D/DIFF_TX_2D4N/81/DQ1
- IO_2D/DIFF_TX_2D4P/80/DQ1
- IO_2D/DIFF_RX_2D5N/79/DQ1
- IO_2D/DIFF_RX_2D5P/78/DQ1
- IO_2D/PLL_2D_T_CLKOUT1N/DIFF_TX_2D5N/77/DQSN1/CQN1
- IO_2D/PLL_2D_T_CLKOUT1P,PLL_2D_T_CLKOUT1,PLL_2D_T_FB1/DIFF_TX_2D5P/76/DQSN1/CQ1
- IO_2D/DIFF_RX_2D6N/75/DQ1
- IO_2D/RZQ_T_2D/DIFF_RX_2D6P/74/DQ1
- IO_2D/CLK_T_2D_1N/DIFF_TX_2D6N/73/DQ1
- IO_2D/CLK_T_2D_1P/DIFF_TX_2D6P/72/DQ1

- IO_2D/CLK_T_2D_0N/DIFF_RX_2D7N/71/DQ2
- IO_2D/CLK_T_2D_0P/DIFF_RX_2D7P/70/DQ2
- IO_2D/DIFF_TX_2D7N/69/DQ2
- IO_2D/PLL_2D_T_CLKOUTN/DIFF_RX_2D8N/67/DQ2
- IO_2D/PLL_2D_T_CLKOUTP,PLL_2D_T_CLKOUT0,PLL_2D_T_FB0/DIFF_RX_2D8P/66/DQ2
- IO_2D/DIFF_TX_2D8N/65/DQSN2/CQN2
- IO_2D/DIFF_TX_2D8P/64/DQSN2/CQ2
- IO_2D/DIFF_RX_2D9N/63/DQ2
- IO_2D/DIFF_RX_2D9P/62/DQ2
- IO_2D/DIFF_TX_2D9N/61/DQ2
- IO_2D/DIFF_TX_2D9P/60/DQ2

- IO_2D/DIFF_RX_2D10N/59/DQ3
- IO_2D/DIFF_RX_2D10P/58/DQ3
- IO_2D/DIFF_TX_2D10N/57/DQ3
- IO_2D/DIFF_TX_2D10P/56/DQ3
- IO_2D/DIFF_RX_2D11N/55/DQ3
- IO_2D/DIFF_RX_2D11P/54/DQ3
- IO_2D/DIFF_TX_2D11N/53/DQSN3/CQN3
- IO_2D/DIFF_TX_2D11P/52/DQSN3/CQ3
- IO_2D/DIFF_RX_2D12N/51/DQ3
- IO_2D/DIFF_RX_2D12P/50/DQ3
- IO_2D/DIFF_TX_2D12N/49/DQ3
- IO_2D/DIFF_TX_2D12P/48/DQ3

- IO_2D/DIFF_RX_2D13N/47/DQ4
- IO_2D/DIFF_RX_2D13P/46/DQ4
- IO_2D/DIFF_TX_2D13N/45/DQ4
- IO_2D/DIFF_TX_2D13P/44/DQ4
- IO_2D/DIFF_RX_2D14N/43/DQ4
- IO_2D/DIFF_RX_2D14P/42/DQ4
- IO_2D/DIFF_TX_2D14N/41/DQSN4/CQN4
- IO_2D/DIFF_TX_2D14P/40/DQSN4/CQ4
- IO_2D/DIFF_RX_2D15N/39/DQ4
- IO_2D/DIFF_RX_2D15P/38/DQ4
- IO_2D/DIFF_TX_2D15N/37/DQ4
- IO_2D/DIFF_TX_2D15P/36/DQ4

- IO_2D/DIFF_RX_2D16N/35/DQ5
- IO_2D/DIFF_RX_2D16P/34/DQ5
- IO_2D/DIFF_TX_2D16N/33/DQ5
- IO_2D/DIFF_TX_2D16P/32/DQ5
- IO_2D/DIFF_RX_2D17N/31/DQ5
- IO_2D/DIFF_RX_2D17P/30/DQ5
- IO_2D/DIFF_RX_2D18N/27/DQ5
- IO_2D/RZQ_B_2D/DIFF_RX_2D18P/26/DQ5
- IO_2D/CLK_B_2D_1N/DIFF_TX_2D18N/25/DQ5
- IO_2D/CLK_B_2D_1P/DIFF_TX_2D18P/24/DQ5

- IO_2D/CLK_B_2D_0N/DIFF_RX_2D19N/23/DQ6
- IO_2D/CLK_B_2D_0P/DIFF_RX_2D19P/22/DQ6
- IO_2D/DIFF_TX_2D19N/21/DQ6
- IO_2D/DIFF_TX_2D19P/20/DQ6
- IO_2D/PLL_2D_B_CLKOUTN/DIFF_RX_2D20N/19/DQ6
- IO_2D/PLL_2D_B_CLKOUTP,PLL_2D_B_CLKOUT0,PLL_2D_B_FB0/DIFF_RX_2D20P/18/DQ6
- IO_2D/DIFF_TX_2D20N/17/DQSN6/CQN6
- IO_2D/DIFF_TX_2D20P/16/DQSN6/CQ6
- IO_2D/DIFF_RX_2D21N/15/DQ6
- IO_2D/DIFF_RX_2D21P/14/DQ6
- IO_2D/DIFF_TX_2D21N/13/DQ6
- IO_2D/DIFF_TX_2D21P/12/DQ6

- IO_2D/DIFF_RX_2D22N/11/DQ7
- IO_2D/DIFF_RX_2D22P/10/DQ7
- IO_2D/DIFF_TX_2D22N/9/DQ7
- IO_2D/DIFF_TX_2D22P/8/DQ7
- IO_2D/DIFF_RX_2D23N/7/DQ7
- IO_2D/DIFF_RX_2D23P/6/DQ7
- IO_2D/DIFF_TX_2D23N/5/DQSN7/CQN7
- IO_2D/DIFF_TX_2D23P/4/DQSN7/CQ7
- IO_2D/DIFF_RX_2D24N/3/DQ7
- IO_2D/DIFF_RX_2D24P/2/DQ7
- IO_2D/DIFF_TX_2D24N/1/DQ7
- IO_2D/DIFF_TX_2D24P/DQ7

- CL13 FMCP_LA_n22
- CK12 FMCP_LA_p22
- CN13 FMCP_REST1
- CP12 FMCP_SDA
- CL15 FMCP_REFCLK_C2M_n
- CK14 FMCP_REFCLK_C2M_p
- CN15 FMCP_CLK3_BIDIR_n
- CP14 FMCP_CLK3_BIDIR_p
- CL17 FMCP_LA_n31
- CK16 FMCP_LA_p31
- CN17 FMCP_LA_n23
- CP16 FMCP_LA_p23



- CR13 FMCP_LA_n20
- CT12 FMCP_LA_p20
- CW13 FMCP_LA_n19
- CV12 FMCP_LA_p19
- CR15 FMCP_LA_n18
- CT14 FMCP_LA_p18
- CW15 FMCP_CLK2_BIDIR_n
- CV14 FMCP_CLK2_BIDIR_p
- CR17 FMCP_LA_n27
- CT16 FMCP_LA_p27
- CW17 FMCP_LA_n17
- CV16 FMCP_LA_p17

- CL19 FMCP_CLK_M2C_n0
- CK18 FMCP_CLK_M2C_p0
- CN19 FMCP_LA_n24
- CP18 FMCP_LA_p24
- CL21 FMCP_LA_n32
- CK20 FMCP_LA_p32
- CN21 FMCP_LA_n30
- CP20 FMCP_LA_p30
- CL23 FMCP_REFCLK_M2C_n
- CK22 FMCP_REFCLK_M2C_p
- CN23 FMCP_SYNC_C2M_n
- CP22 FMCP_SYNC_C2M_p

- CR19 FMCP_LA_n25
- CT18 FMCP_LA_p25
- CW19 FMCP_LA_n26
- CV18 FMCP_LA_p26
- CR21 FMCP_LA_n29
- CT20 FMCP_LA_p29
- CW21 FMCP_LA_n21
- CV20 FMCP_LA_p21
- CR23 FMCP_LA_n33
- CT22 FMCP_LA_p33
- OW23 FMCP_LA_n28
- CV22 FMCP_LA_p28

TOP BOT

AGFB027R24C2E2VR2




terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title: **A7SK**

Size: B	Document Number: FPGA Bank 2D	Rev: A
Date: Wednesday, May 10, 2023	Sheet: 13	of 52

DDR4 SO-DIMM A




RAS_n is a multiplexed function with A16
CAS_n is a multiplexed function with A15
WE_n is a multiplexed function with A14



U35F




IO Bank 3D vccio = 1.2V



AGFB027R24C2E2VR2


Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
A7SK		
Size	Document Number	Rev
B	FPGA Bank 3D	A
Date:	Wednesday, May 10, 2023	Sheet 14 of 52

DDR4 SO-DIMM A




RAS_n is a multiplexed function with A16
 CAS_n is a multiplexed function with A15
 WE_n is a multiplexed function with A14

CLK_50_B3C_n
 CLK_50_B3C_p




U35G

IO Bank 3C vccio = 1.2V



AGFB027R24C2E2VR2



TOP BOT

terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **A7SK**

Size: Document Number
 B: FPGA Bank 3C Rev: A

Date: Wednesday, May 10, 2023 Sheet: 15 of 52

IO Bank 3B vccio = 1.2V

Pin	Signal	Signal	Pin
K36	IO_3B/DIFF_RX_3B1N/95/DQ80	IO_3B/DIFF_RX_3B13N/47/DQ84	P36
J35	IO_3B/DIFF_RX_3B1P/94/DQ80	IO_3B/DIFF_RX_3B13P/46/DQ84	R35
F36	IO_3B/DIFF_TX_3B1N/93/DQ80	IO_3B/DIFF_TX_3B13N/45/DQ84	M36
G35	IO_3B/DIFF_TX_3B1P/92/DQ80	IO_3B/DIFF_TX_3B13P/44/DQ84	L35
K34	IO_3B/DIFF_RX_3B2N/91/DQ80	IO_3B/DIFF_RX_3B14N/43/DQ84	P34
J33	IO_3B/DIFF_RX_3B2P/90/DQ80	IO_3B/DIFF_RX_3B14P/42/DQ84	R33
F34	IO_3B/DIFF_TX_3B2N/89/DQSN80/CQN80	IO_3B/DIFF_TX_3B14N/41/DQSN84/CQN84	M34
G33	IO_3B/DIFF_TX_3B2P/88/DQSN80/CQ80	IO_3B/DIFF_TX_3B14P/40/DQSN84/CQ84	L33
K32	IO_3B/DIFF_RX_3B3N/87/DQ80	IO_3B/DIFF_RX_3B15N/39/DQ84	P32
J31	IO_3B/DIFF_RX_3B3P/86/DQ80	IO_3B/DIFF_RX_3B15P/38/DQ84	R31
F32	IO_3B/DIFF_TX_3B3N/85/DQ80	IO_3B/DIFF_TX_3B15N/37/DQ84	M32
G31	IO_3B/DIFF_TX_3B3P/84/DQ80	IO_3B/DIFF_TX_3B15P/36/DQ84	L31
D34	IO_3B/DIFF_RX_3B4N/83/DQ81	IO_3B/DIFF_RX_3B16N/35/DQ85	Y36
E33	IO_3B/DIFF_RX_3B4P/82/DQ81	IO_3B/DIFF_RX_3B16P/34/DQ85	W35
B34	IO_3B/DIFF_TX_3B4N/81/DQ81	IO_3B/DIFF_TX_3B16N/33/DQ85	T36
A33	IO_3B/DIFF_TX_3B4P/80/DQ81	IO_3B/DIFF_TX_3B16P/32/DQ85	U35
D32	IO_3B/DIFF_RX_3B5N/79/DQ81	IO_3B/DIFF_RX_3B17N/31/DQ85	Y34
E31	IO_3B/DIFF_RX_3B5P/78/DQ81	IO_3B/DIFF_RX_3B17P/30/DQ85	W33
B32	IO_3B/PLL_3B_T_CLKOUT1N/DIFF_TX_3B5N/77/DQSN81/CQN81	IO_3B/PLL_3B_B_CLKOUT1N/DIFF_TX_3B17N/29/DQSN85/CQN85	T34
A31	IO_3B/PLL_3B_T_CLKOUT1P,PLL_3B_T_CLKOUT1,PLL_3B_T_FB1/DIFF_TX_3B5P/76/DQSN81/CQ81	IO_3B/PLL_3B_B_CLKOUT1P,PLL_3B_B_CLKOUT1,PLL_3B_B_FB1/DIFF_TX_3B17P/28/DQSN85/CQ85	U33
D30	IO_3B/DIFF_RX_3B6N/75/DQ81	IO_3B/DIFF_RX_3B18N/27/DQ85	Y32
E29	IO_3B/RZQ_T_3B/DIFF_RX_3B6P/74/DQ81	IO_3B/RZQ_B_3B/DIFF_RX_3B18P/26/DQ85	W31
B30	IO_3B/CLK_T_3B_1N/DIFF_TX_3B6N/73/DQ81	IO_3B/CLK_B_3B_1N/DIFF_TX_3B18N/25/DQ85	T32
A29	IO_3B/CLK_T_3B_1P/DIFF_TX_3B6P/72/DQ81	IO_3B/CLK_B_3B_1P/DIFF_TX_3B18P/24/DQ85	U31
K30	IO_3B/CLK_T_3B_0N/DIFF_RX_3B7N/71/DQ82	IO_3B/CLK_B_3B_0N/DIFF_RX_3B19N/23/DQ86	P30
J29	IO_3B/CLK_T_3B_0P/DIFF_RX_3B7P/70/DQ82	IO_3B/CLK_B_3B_0P/DIFF_RX_3B19P/22/DQ86	R29
F30	IO_3B/DIFF_TX_3B7N/69/DQ82	IO_3B/DIFF_TX_3B19N/21/DQ86	M30
G29	IO_3B/DIFF_TX_3B7P/68/DQ82	IO_3B/DIFF_TX_3B19P/20/DQ86	L29
K28	IO_3B/PLL_3B_T_CLKOUT0N/DIFF_RX_3B8N/67/DQ82	IO_3B/PLL_3B_B_CLKOUT0N/DIFF_RX_3B20N/19/DQ86	P28
J27	IO_3B/PLL_3B_T_CLKOUT0P,PLL_3B_T_CLKOUT0,PLL_3B_T_FB0/DIFF_RX_3B8P/66/DQ82	IO_3B/PLL_3B_B_CLKOUT0P,PLL_3B_B_CLKOUT0,PLL_3B_B_FB0/DIFF_RX_3B20P/18/DQ86	R27
F28	IO_3B/DIFF_TX_3B8N/65/DQSN82/CQN82	IO_3B/DIFF_TX_3B20N/17/DQSN86/CQN86	M28
G27	IO_3B/DIFF_TX_3B8P/64/DQSN82/CQ82	IO_3B/DIFF_TX_3B20P/16/DQSN86/CQ86	L27
K26	IO_3B/DIFF_RX_3B9N/63/DQ82	IO_3B/DIFF_RX_3B21N/15/DQ86	P26
J25	IO_3B/DIFF_RX_3B9P/62/DQ82	IO_3B/DIFF_RX_3B21P/14/DQ86	R25
F26	IO_3B/DIFF_TX_3B9N/61/DQ82	IO_3B/DIFF_TX_3B21N/13/DQ86	M26
G25	IO_3B/DIFF_TX_3B9P/60/DQ82	IO_3B/DIFF_TX_3B21P/12/DQ86	L25
D28	IO_3B/DIFF_RX_3B10N/59/DQ83	IO_3B/DIFF_RX_3B22N/11/DQ87	Y30
E27	IO_3B/DIFF_RX_3B10P/58/DQ83	IO_3B/DIFF_RX_3B22P/10/DQ87	W29
B28	IO_3B/DIFF_TX_3B10N/57/DQ83	IO_3B/DIFF_TX_3B22N/9/DQ87	T30
A27	IO_3B/DIFF_TX_3B10P/56/DQ83	IO_3B/DIFF_TX_3B22P/8/DQ87	U29
D26	IO_3B/DIFF_RX_3B11N/55/DQ83	IO_3B/DIFF_RX_3B23N/7/DQ87	Y28
E25	IO_3B/DIFF_RX_3B11P/54/DQ83	IO_3B/DIFF_RX_3B23P/6/DQ87	W27
B26	IO_3B/DIFF_TX_3B11N/53/DQSN83/CQN83	IO_3B/DIFF_TX_3B23N/5/DQSN87/CQN87	T28
A25	IO_3B/DIFF_TX_3B11P/52/DQSN83/CQ83	IO_3B/DIFF_TX_3B23P/4/DQSN87/CQ87	U27
D24	IO_3B/DIFF_RX_3B12N/51/DQ83	IO_3B/DIFF_RX_3B24N/3/DQ87	Y26
E23	IO_3B/DIFF_RX_3B12P/50/DQ83	IO_3B/DIFF_RX_3B24P/2/DQ87	W25
B24	IO_3B/DIFF_TX_3B12N/49/DQ83	IO_3B/DIFF_TX_3B24N/1/DQ87	T26
A23	IO_3B/DIFF_TX_3B12P/48/DQ83	IO_3B/DIFF_TX_3B24P/DQ87	U25

TOP BOT

AGFB027R24C2E2VR2

terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **A7SK**

Size B	Document Number FPGA Bank 3B	Rev A
Date:	Wednesday, May 10, 2023	Sheet 16 of 52

CLK 50 B3A p 6
CLK 50 B3A n 6

CLK 100 B3A p 6
CLK 100 B3A n 6

DDR4A EVENT n 7
DDR4A SDA 7
DDR4A SCL 7

EXP EN 45


PCIE control signals
PCIE_WAKE n 41
PCIE_SMBDAT 41
PCIE_SMBCLK 41
PCIE_CLKREQ n 41

CPU_RESET n 8,43

2x5 Timing Header
GPIO PI3_01
GPIO_CLK0
GPIO_CLK1

HDMI Clocks
CLK_100_p 4
CLK_100_n 4
CLK_148M5_p 5
CLK_148M5_n 5

INFO_SPI_SCLK D54
INFO_SPI_MOSI E53
DVI_TX_SDA D52
INFO_SPI_MISO E51
GPIO_P3 D50
INFO_SPI_CS_n E49
DVI_TX_SCL B50
CPU_RESET_n A49
DVI_TX_CEC_IN_n D48
QSFP28_LP_MODE E47
DVI_TX_HPD_n B48
HDMI_TX_SCL A47
HDMI_TX_SDA F50
GPIO_CLK1 G49
EXP_EN F48
DDR4A_EVENT_n G47
GPIO_P1 K46
GPIO_CLK0 J45
Si5340A1_I2C_SCL F46
GPIO_P2 G45
Si5340A1_I2C_SDA K44
GPIO_P0 J43
CLK_148M5_n F44
CLK_148M5_p G43
CLK_100_n D46
CLK_100_p E45
Si5340A0_I2C_SDA B46
QSFP28_INTERRUPT_n A45
Si5340A0_I2C_SCL D44
Si5340A1_RST_n E43
Si5340A1_OE_n B44
DVI_TX_5V A43
D42
E41
QSFP28_SCL B42
DVI_TX_CEC_OUT_n A41
Si5340A0_OE_n D40
QSFP28_SDA E39
Si5340A0_RST_n B40
QSFP28_MOD_PRS_n A39
PCIE_SMBDAT D38
DDR4A_SDA E37
QSFP28_RST_n B38
PCIE_CLKREQ_n A37
PCIE_WAKE_n D36
DDR4A_SCL E35
QSFP28_MOD_SEL_n B36
PCIE_SMBCLK A35



Y42
W41
T42
U41
Y40
W39
T40
U39
Y38
W37
T38
U37
M48
L47
K48
J47
P46
R45
M46
L45
P44
R43
M44
L43
P42
R41
M42
L41
P40
R39
M40
L39
P38
R37
M38
L37
K42
J41
F42
G41
K40
L39
F40
G39
K38
J37
F38
G37

FPGA/System MAX SPI
INFO_SPI_SCLK 8
INFO_SPI_CS_n 8
INFO_SPI_MOSI 8
INFO_SPI_MISO 8

Si5340A0 Interface
Si5340A0_I2C_SDA 4
Si5340A0_I2C_SCL 4
Si5340A0_RST_n 4
Si5340A0_OE_n 4

QSFP28 Control Interface
QSFP28_MOD_SEL_n 40
QSFP28_RST_n 40
QSFP28_SCL 40
QSFP28_SDA 40
QSFP28_LP_MODE 40
QSFP28_INTERRUPT_n 40
QSFP28_MOD_PRS_n 40

Si5340A1 Interface
Si5340A1_I2C_SDA 5
Si5340A1_I2C_SCL 5
Si5340A1_RST_n 5
Si5340A1_OE_n 5

HDMI control signals
HDMI_TX_SDA 39
HDMI_TX_SCL 39
DVI_TX_SCL 39
DVI_TX_SDA 39
DVI_TX_HPD_n 39
DVI_TX_CEC_OUT_n 39
DVI_TX_5V 39
DVI_TX_CEC_IN_n 39

terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: A7SK

Size B Document Number: FPGA Bank 3A Rev A



Date: Wednesday, May 10, 2023 Sheet 17 of 52

FPGA Bank - HPS


U35J

HPS Bank vccio = 1.8V

Ethernet PHY Interface (RGMII)




SD Card Interface



HPS 25MHz Clock



HPS JTAG Interface




HPS User Button



HPS User LED




UART Interface




AGFB027R24C2E2VR2

Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
A7SK		
Size	Document Number	Rev
B	FPGA Bank HPS	A
Date:	Wednesday, May 10, 2023	Sheet 18 of 52


QSFP28 Transceivers




HDMI TX Transceivers




PCIe Transceiver



FPGA Temperature diode



PCIe PERST_n 41



U35K

F-TILE Bank 12C



AGFB027R24C2E2VR2

TEMPDIODE_CORE_n AE43
TEMPDIODE_CORE_p AC43

U35U

TEMPDIODE0CN
TEMPDIODE0CP

NC_1
NC_2
NC_3

M54
L55
J55

- CJ53 DNU_7
- CK52 DNU_8
- CT54 DNU_9
- AG15 DNU_10
- AJ15 DNU_11
- CF42 DNU_12
- AC41 DNU_13
- CH16 DNU_14
- AB16 DNU_15
- CH42 DNU_16
- AB42 DNU_17
- CJ15 DNU_18
- AA17 DNU_19
- BW43 DNU_20
- BT44 DNU_21
- CF14 DNU_22
- CR11 DNU_23
- DD4 DNU_24
- DC7 DNU_25
- DA7 DNU_26
- DC3 DNU_27
- DD6 DNU_28
- CW11 DNU_29
- DC5 DNU_30

AGFB027R24C2E2VR2

- BY48 PCIE_TX_n0
- BW49 PCIE_TX_p0
- BU51 PCIE_TX_n1
- BV52 PCIE_TX_p1
- BT48 PCIE_TX_n2
- BR49 PCIE_TX_p2
- BN51 PCIE_TX_n3
- BP52 PCIE_TX_p3
- BM48 PCIE_TX_n4
- BL49 PCIE_TX_p4
- BJ51 PCIE_TX_n5
- BK52 PCIE_TX_p5
- BE51 PCIE_TX_n6
- BF52 PCIE_TX_p6
- BA51 PCIE_TX_n7
- BB52 PCIE_TX_p7
- AU51 QSFP28_TX_n0
- AV52 QSFP28_TX_p0
- AN51 QSFP28_TX_n1
- AP52 QSFP28_TX_p1
- AJ51 QSFP28_TX_n2
- AK52 QSFP28_TX_p2
- AE51 QSFP28_TX_n3
- AF52 QSFP28_TX_p3
- AA51 HDMI_TX_D_n0
- AB52 HDMI_TX_D_p0
- Y48 HDMI_TX_D_n1
- W49 HDMI_TX_D_p1
- U51 HDMI_TX_D_n2
- V52 HDMI_TX_D_p2
- T48 HDMI_TX_D_n3
- R49 HDMI_TX_D_p3

Layout Note: place the resistor under BGA ball
AM48 R541 499 (+/- 0.1%)

- BR43 PCIE_PERST_n
- AG45 TEMPDIODE_12C_p
- AJ45 TEMPDIODE_12C_n
- AD46
- BA49
- AK48
- AC47

RCOMP_N_Q2_CH1_FGT_12C_GXF
RCOMP_P_Q2_CH1_FGT_12C_GXF
I_PIN_PERST_N_12C_GXF
TEMPDIODE3P
TEMPDIODE3N
APROBE2_GXF_FGT12C_Q3_CH3
APROBE_GXF_FGT12C_Q0_CH3
APROBE_GXF_FGT12C_Q2_CH3
APROBE_GXF_FGT12C_Q3_CH3





terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: A7SK


Size B Document Number: FPGA Bank 12C F-file Rev A

Date: Wednesday, May 10, 2023 Sheet 19 of 52

FMC+ Transceiver



FPGA Temperature diode



U35L

F-TILE Bank 13A

FMCP_DP_M2C_n0 AG5
 FMCP_DP_M2C_p0 AF4
 FMCP_DP_M2C_n1 AH2
 FMCP_DP_M2C_p1 AJ1
 FMCP_DP_M2C_n2 AM2
 FMCP_DP_M2C_p2 AN1
 FMCP_DP_M2C_n3 AT2
 FMCP_DP_M2C_p3 AU1

FMCP_DP_M2C_n4 AY2
 FMCP_DP_M2C_p4 BA1
 FMCP_DP_M2C_n5 BD2
 FMCP_DP_M2C_p5 BE1
 FMCP_DP_M2C_n6 BH2
 FMCP_DP_M2C_p6 BJ1
 FMCP_DP_M2C_n7 BM2
 FMCP_DP_M2C_p7 BN1

FMCP_DP_M2C_n8 BT2
 FMCP_DP_M2C_p8 BU1
 FMCP_DP_M2C_n9 BY2
 FMCP_DP_M2C_p9 CA1
 FMCP_DP_M2C_n10 CD2
 FMCP_DP_M2C_p10 CE1
 FMCP_DP_M2C_n11 CH2
 FMCP_DP_M2C_p11 CJ1

FMCP_DP_M2C_n12 CM2
 FMCP_DP_M2C_p12 CN1
 FMCP_DP_M2C_n13 CR5
 FMCP_DP_M2C_p13 CP4
 FMCP_DP_M2C_n14 CT2
 FMCP_DP_M2C_p14 CU1
 FMCP_DP_M2C_n15 CW5
 FMCP_DP_M2C_p15 CV4

FMCP_REFCLK3_n BJ7
 FMCP_REFCLK3_p BH8

FMCP_REFCLK0_n BU7
 FMCP_REFCLK0_p BR7
 FMCP_REFCLK1_n BN7
 FMCP_REFCLK1_p BP8
 FMCP_REFCLK2_n BV8
 FMCP_REFCLK2_p BW7
 FMCP_GBTCLK_M2C_n0 CC7
 FMCP_GBTCLK_M2C_p0 CD8
 FMCP_GBTCLK_M2C_n1 CH8
 FMCP_GBTCLK_M2C_p1 CJ7

CD10
 CF10
 CG7
 CE7
 CG11
 CH10



FGTR13A_RX_Q0_CH0N
 FGTR13A_RX_Q0_CH0P
 FGTR13A_RX_Q0_CH1N
 FGTR13A_RX_Q0_CH1P
 FGTR13A_RX_Q0_CH2N
 FGTR13A_RX_Q0_CH2P
 FGTR13A_RX_Q0_CH3N
 FGTR13A_RX_Q0_CH3P

FGTR13A_RX_Q1_CH0N
 FGTR13A_RX_Q1_CH0P
 FGTR13A_RX_Q1_CH1N
 FGTR13A_RX_Q1_CH1P
 FGTR13A_RX_Q1_CH2N
 FGTR13A_RX_Q1_CH2P
 FGTR13A_RX_Q1_CH3N
 FGTR13A_RX_Q1_CH3P

FGTR13A_RX_Q2_CH0N
 FGTR13A_RX_Q2_CH0P
 FGTR13A_RX_Q2_CH1N
 FGTR13A_RX_Q2_CH1P
 FGTR13A_RX_Q2_CH2N
 FGTR13A_RX_Q2_CH2P
 FGTR13A_RX_Q2_CH3N
 FGTR13A_RX_Q2_CH3P

FGTR13A_RX_Q3_CH0N
 FGTR13A_RX_Q3_CH0P
 FGTR13A_RX_Q3_CH1N
 FGTR13A_RX_Q3_CH1P
 FGTR13A_RX_Q3_CH2N
 FGTR13A_RX_Q3_CH2P
 FGTR13A_RX_Q3_CH3N
 FGTR13A_RX_Q3_CH3P

FGTR13A_TX_Q0_CH0N
 FGTR13A_TX_Q0_CH0P
 FGTR13A_TX_Q0_CH1N
 FGTR13A_TX_Q0_CH1P
 FGTR13A_TX_Q0_CH2N
 FGTR13A_TX_Q0_CH2P
 FGTR13A_TX_Q0_CH3N
 FGTR13A_TX_Q0_CH3P

FGTR13A_TX_Q1_CH0N
 FGTR13A_TX_Q1_CH0P
 FGTR13A_TX_Q1_CH1N
 FGTR13A_TX_Q1_CH1P
 FGTR13A_TX_Q1_CH2N
 FGTR13A_TX_Q1_CH2P
 FGTR13A_TX_Q1_CH3N
 FGTR13A_TX_Q1_CH3P

FGTR13A_TX_Q2_CH0N
 FGTR13A_TX_Q2_CH0P
 FGTR13A_TX_Q2_CH1N
 FGTR13A_TX_Q2_CH1P
 FGTR13A_TX_Q2_CH2N
 FGTR13A_TX_Q2_CH2P
 FGTR13A_TX_Q2_CH3N
 FGTR13A_TX_Q2_CH3P

FGTR13A_TX_Q3_CH0N
 FGTR13A_TX_Q3_CH0P
 FGTR13A_TX_Q3_CH1N
 FGTR13A_TX_Q3_CH1P
 FGTR13A_TX_Q3_CH2N
 FGTR13A_TX_Q3_CH2P
 FGTR13A_TX_Q3_CH3N
 FGTR13A_TX_Q3_CH3P

RCOMP_N_Q2_CH1_FGT_13A_GXF
 RCOMP_P_Q2_CH1_FGT_13A_GXF

I_PIN_PERST_N_13A_GXF

TEMPDIODE4P
 TEMPDIODE4N

APROBE_GXF_FGT13A_Q0_CH3
 APROBE_GXF_FGT13A_Q2_CH3
 APROBE_GXF_FGT13A_Q3_CH3
 APROBE2_GXF_FGT13A_Q3_CH3

AL5 FMCP_DP_C2M_n0
 AK4 FMCP_DP_C2M_p0
 AM8 FMCP_DP_C2M_n1
 AN7 FMCP_DP_C2M_p1
 AR5 FMCP_DP_C2M_n2
 AP4 FMCP_DP_C2M_p2
 AT8 FMCP_DP_C2M_n3
 AU7 FMCP_DP_C2M_p3

AW5 FMCP_DP_C2M_n4
 AV4 FMCP_DP_C2M_p4
 AY8 FMCP_DP_C2M_n5
 BA7 FMCP_DP_C2M_p5
 BC5 FMCP_DP_C2M_n6
 BB4 FMCP_DP_C2M_p6
 BG5 FMCP_DP_C2M_n7
 BF4 FMCP_DP_C2M_p7

BL5 FMCP_DP_C2M_n8
 BK4 FMCP_DP_C2M_p8
 BR5 FMCP_DP_C2M_n9
 BP4 FMCP_DP_C2M_p9
 BW5 FMCP_DP_C2M_n10
 BV4 FMCP_DP_C2M_p10
 CC5 FMCP_DP_C2M_n11
 CB4 FMCP_DP_C2M_p11

CG5 FMCP_DP_C2M_n12
 CF4 FMCP_DP_C2M_p12
 CL5 FMCP_DP_C2M_n13
 CK4 FMCP_DP_C2M_p13
 CM5 FMCP_DP_C2M_n14
 CN7 FMCP_DP_C2M_p14
 CT8 FMCP_DP_C2M_n15
 CU7 FMCP_DP_C2M_p15

Layout Note: place the resistor under BGA ball



CG13 FMCP_RES0

CB12 TEMPDIODE_13A_p
 CA11 TEMPDIODE_13A_n

BL7
 CB8
 CK10
 CJ9

AGFB027R24C2E2VR2

terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **A7SK**



Size B Document Number: FPGA Bank 13A F-tile Rev A

Date: Wednesday, May 10, 2023 Sheet 20 of 52


FMC+ PORT INTERFACE(HPC)

- FMCP LA_p[33..0] 13
- FMCP LA_n[33..0] 13
- FMCP HA_p[23..0] 12
- FMCP HA_n[23..0] 12
- FMCP HB_p[21..0] 12
- FMCP HB_n[21..0] 12

FMC+ 1



The blue RX and TX affixtures are applied only for True Differential Signaling signals. If you do not use True Differential Signaling signals, you can configure each differential I/O buffer as RX or TX



terasic Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **A7SK**

Size B Document Number: **FMC+ 1** Rev A



Date: **Tuesday, March 21, 2023** Sheet **33** of **52**

FMC+ 2


J1D			
FMCP_DP_C2M_p0	C2	DP0_C2M_P	C6
FMCP_DP_C2M_n0	C3	DP0_C2M_N	C7
FMCP_DP_C2M_p1	A22	DP1_C2M_P	A2
FMCP_DP_C2M_n1	A23	DP1_C2M_N	A3
FMCP_DP_C2M_p2	A26	DP2_C2M_P	A6
FMCP_DP_C2M_n2	A27	DP2_C2M_N	A7
FMCP_DP_C2M_p3	A30	DP2_C2M_N	A10
FMCP_DP_C2M_n3	A31	DP3_C2M_P	A11
FMCP_DP_C2M_p4	A34	DP3_C2M_N	A14
FMCP_DP_C2M_n4	A35	DP4_C2M_P	A15
FMCP_DP_C2M_p5	A38	DP4_C2M_N	A18
FMCP_DP_C2M_n5	A39	DP5_C2M_P	A19
FMCP_DP_C2M_p6	B36	DP5_C2M_N	B16
FMCP_DP_C2M_n6	B37	DP6_C2M_P	B17
FMCP_DP_C2M_p7	B32	DP6_C2M_N	B12
FMCP_DP_C2M_n7	B33	DP7_C2M_P	B13
FMCP_DP_C2M_p8	B28	DP7_C2M_N	B8
FMCP_DP_C2M_n8	B29	DP8_C2M_P	B9
FMCP_DP_C2M_p9	B24	DP8_C2M_N	B4
FMCP_DP_C2M_n9	B25	DP9_C2M_P	B5
FMCP_DP_C2M_p10	Z24	DP9_C2M_N	Y10
FMCP_DP_C2M_n10	Z25	DP10_C2M_P	Y11
FMCP_DP_C2M_p11	Y26	DP10_C2M_N	Z12
FMCP_DP_C2M_n11	Y27	DP11_C2M_P	Z13
FMCP_DP_C2M_p12	Z28	DP11_C2M_N	Y14
FMCP_DP_C2M_n12	Z29	DP12_C2M_P	Y15
FMCP_DP_C2M_p13	Y30	DP12_C2M_N	Z16
FMCP_DP_C2M_n13	Y31	DP13_C2M_P	Z17
FMCP_DP_C2M_p14	M18	DP13_C2M_N	Y18
FMCP_DP_C2M_n14	M19	DP14_C2M_P	Y19
FMCP_DP_C2M_p15	M22	DP14_C2M_N	Y22
FMCP_DP_C2M_n15	M23	DP15_C2M_P	Y23
	M26	DP15_C2M_N	Z32
	M27	DP16_C2M_P	Z33
	M30	DP16_C2M_N	Y34
	M31	DP17_C2M_P	Y35
	M34	DP17_C2M_N	Z36
	M35	DP18_C2M_P	Z37
	M38	DP18_C2M_N	Y38
	M39	DP19_C2M_P	Y39
	Z8	DP19_C2M_N	M14
	Z9	DP20_C2M_P	M15
	Y6	DP20_C2M_N	M10
	Y7	DP21_C2M_P	M11
	Z4	DP21_C2M_N	M6
	Z5	DP22_C2M_P	M7
	Y2	DP22_C2M_N	M2
	Y3	DP23_C2M_P	M3
	L8	DP23_C2M_N	D4
	L9	GBTCLK3_M2C_P	D5
	L4	GBTCLK3_M2C_N	D6
	L5	GBTCLK4_M2C_P	B20
	Z20	GBTCLK4_M2C_N	B21
	Z21	GBTCLK5_M2C_P	L12
		GBTCLK5_M2C_N	L13

ASP-184329-01

FMC+ PORT INTERFACE(HPC)





Translation Up need pull up resistor






Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title		
A7SK		
Size	Document Number	Rev
B	FMC+ 2	A
Date:	Tuesday, March 21, 2023	Sheet 34 of 52




2x5 GPIO Header (Timing Expansion Header)




HPS User LED





USER LEDS



HPS User Button



HPS Cold Reset



Copyright (c) 2017 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
A7SK		
Size	Document Number	Rev
B	GPIO, Button, Switch, User LED	A
Date:	Tuesday, March 21, 2023	Sheet 43 of 52