



Si5338 Datasheet Addendum

Device Specification Summary for Si5338C-B02268-GM

Created on: Tuesday, May 14, 2013 3:14 PM automatically by DatasheetAddendumGenerator 1.2 (Build: 4/4/12)

I²C-PROGRAMMABLE ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR

Input Type: CLKIN = Crystal, FDBK = OFF Input Frequency: 25.000000000 MHz	Device Pinout																															
Output Clock Configuration: CLK0A/B: 156.250000000 MHz, 2.5V LVDS. CLK1A/B: 125.000000000 MHz, 2.5V LVDS. CLK2A/B: 125.000000000 MHz, 2.5V LVDS. CLK3A/B: 50.000000000 MHz, 2.5V CMOS on A and B. Output Enable Control <table><tr><th><u>Enabled</u></th><th><u>Clock</u></th><th><u>Disable State</u></th></tr><tr><td>Enabled</td><td>CLK0A/B</td><td>StopLow</td></tr><tr><td>Enabled</td><td>CLK1A/B</td><td>StopLow</td></tr><tr><td>Enabled</td><td>CLK2A/B</td><td>StopLow</td></tr><tr><td>Enabled</td><td>CLK3A/B</td><td>StopLow</td></tr></table> Default I2C address: 0x70 3.3V/2.5V Spread Spectrum Profile: Disabled Frequency & Phase Adjust Configuration: <table><tr><th><u>Clock</u></th><th><u>Initial Phase Offset (ns)</u></th><th><u>PINC Step Size (ns)</u></th></tr><tr><td>CLK0A/B</td><td>0.00</td><td>0.00</td></tr><tr><td>CLK1A/B</td><td>0.00</td><td>0.00</td></tr><tr><td>CLK2A/B</td><td>0.00</td><td>0.00</td></tr><tr><td>CLK3A/B</td><td>0.00</td><td>0.00</td></tr></table>	<u>Enabled</u>	<u>Clock</u>	<u>Disable State</u>	Enabled	CLK0A/B	StopLow	Enabled	CLK1A/B	StopLow	Enabled	CLK2A/B	StopLow	Enabled	CLK3A/B	StopLow	<u>Clock</u>	<u>Initial Phase Offset (ns)</u>	<u>PINC Step Size (ns)</u>	CLK0A/B	0.00	0.00	CLK1A/B	0.00	0.00	CLK2A/B	0.00	0.00	CLK3A/B	0.00	0.00	Pin #	Description
	<u>Enabled</u>	<u>Clock</u>	<u>Disable State</u>																													
	Enabled	CLK0A/B	StopLow																													
	Enabled	CLK1A/B	StopLow																													
	Enabled	CLK2A/B	StopLow																													
	Enabled	CLK3A/B	StopLow																													
	<u>Clock</u>	<u>Initial Phase Offset (ns)</u>	<u>PINC Step Size (ns)</u>																													
	CLK0A/B	0.00	0.00																													
	CLK1A/B	0.00	0.00																													
	CLK2A/B	0.00	0.00																													
	CLK3A/B	0.00	0.00																													
	1	CLKIN / XA																														
	2	CLKINB / XB																														
	3	CLKIN																														
	4	I2C_LSB																														
	5	FDBK																														
	6	FDBKB																														
	7	VDD																														
	8	INTR																														
	9	CLK3B																														
	10	CLK3A																														
	11	VDDO3																														
	12	SCL																														
	13	CLK2B																														
14	CLK2A																															
15	VDDO2																															
16	VDDO1																															
17	CLK1B																															
18	CLK1A																															
19	SDA																															
20	VDDO0																															
21	CLK0B																															
22	CLK0A																															
23	GND																															
24	VDD																															
PAD	PAD. Must be grounded for proper device operation.																															

This datasheet addendum is provided as supplemental information to the Si5338 datasheet available from www.silabs.com/timing.