



Bank Number	REF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
3A		TD0		TD0			U4							
3A		ACS0		DATA4			AA1							
3A		TMS		TMS			V2							
3A		AS_DATA3		DATA3			AB2							
3A		TCK		TCK			W3							
3A		AS_DATA2		DATA2			W3							
3A		TD1		TD1			W4							
3A		AS_DATA1		DATA1			AA2							
3A		DCLK		DCLK			V4							
3A		AS_DATA0/ASDD		DATA0			AB3							
3A	VREFB3A0	IO		DATA6	DIFFO_RX_B1n	DIFFOUT_B1n	Y5	DQ1B						
3A	VREFB3A0	IO		DATA5	DIFFO_TX_B2n	DIFFOUT_B2n	AB5							
3A	VREFB3A0	IO		DATA8	DIFFO_RX_B1p	DIFFOUT_B1p	W6	DQ1B						
3A	VREFB3A0	IO		DATA7	DIFFO_TX_B0p	DIFFOUT_B0p	AA5	DQ1B						
3A	VREFB3A0	IO		DATA10	DIFFO_RX_B3n	DIFFOUT_B3n	V5	DQS1B						
3A	VREFB3A0	IO		DATA9	DIFFO_TX_B4n	DIFFOUT_B4n	AB7	DQ1B						
3A	VREFB3A0	IO		DATA12	DIFFO_RX_B3p	DIFFOUT_B3p	U6	DQS1B						
3A	VREFB3A0	IO		DATA11	DIFFO_TX_B4p	DIFFOUT_B4p	AA6							
3A	VREFB3A0	IO		DATA14	DIFFO_RX_B5n	DIFFOUT_B5n	V7	DQ1B						
3A	VREFB3A0	IO		DATA13	DIFFO_TX_B6n	DIFFOUT_B6n	AA7	DQ1B						
3A	VREFB3A0	IO		CLKUSR			U7	DQ1B						
3A	VREFB3A0	IO		DATA15	DIFFO_TX_B6p	DIFFOUT_B6p	Y8	DQ1B						
3A	VREFB3A0	IO		PR_DONE	DIFFO_RX_B7n	DIFFOUT_B7n	W7							
3A	VREFB3A0	IO		PR_READY	DIFFO_TX_B8n	DIFFOUT_B8n	W8	DQ1B						
3A	VREFB3A0	IO		PR_ERROR	DIFFO_RX_B7p	DIFFOUT_B7p	V6							
3A	VREFB3A0	IO			DIFFO_TX_B8p	DIFFOUT_B8p	V9	DQ1B						
3B	VREFB3B0	IO	CLK0n,FPLL_BL_F0n		DIFFO_RX_B31n	DIFFOUT_B31n	V10							
3B	VREFB3B0	IO	CLK1p		DIFFO_TX_B31p	DIFFOUT_B31p	V10							
3B	VREFB3B0	IO	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFO_TX_B37n	DIFFOUT_B37n	AB10							
3B	VREFB3B0	IO	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFO_TX_B37p	DIFFOUT_B37p	AB9							
3B	VREFB3B0	IO	CLK1n		DIFFO_RX_B38n	DIFFOUT_B38n	AB8							
3B	VREFB3B0	IO	CLK1p		DIFFO_TX_B38p	DIFFOUT_B38p	AA8							
4A	VREFB4A0	IO	RZQ_0		DIFFO_TX_B41n	DIFFOUT_B41n	AA11							
4A	VREFB4A0	IO			DIFFO_RX_B42n	DIFFOUT_B42n	AB13	DQ2B						
4A	VREFB4A0	IO			DIFFO_TX_B41p	DIFFOUT_B41p	V11	DQ2B						
4A	VREFB4A0	IO			DIFFO_RX_B42p	DIFFOUT_B42p	AB12	DQ2B						
4A	VREFB4A0	IO			DIFFO_TX_B43n	DIFFOUT_B43n	W11	DQS2B						
4A	VREFB4A0	IO			DIFFO_TX_B44n	DIFFOUT_B44n	AB14	DQ2B						
4A	VREFB4A0	IO			DIFFO_RX_B43p	DIFFOUT_B43p	V11	DQS2B						
4A	VREFB4A0	IO			DIFFO_TX_B44p	DIFFOUT_B44p	AA13							
4A	VREFB4A0	IO			DIFFO_TX_B45n	DIFFOUT_B45n	AB17	DQ2B						
4A	VREFB4A0	IO			DIFFO_RX_B46n	DIFFOUT_B46n	AB15	DQ2B						
4A	VREFB4A0	IO			DIFFO_TX_B45p	DIFFOUT_B45p	AA16	DQ2B						
4A	VREFB4A0	IO			DIFFO_RX_B46p	DIFFOUT_B46p	AA15	DQ2B						
4A	VREFB4A0	IO	CLK2n		DIFFO_TX_B47n	DIFFOUT_B47n	Y14							
4A	VREFB4A0	IO			DIFFO_TX_B48n	DIFFOUT_B48n	AB20	DQ2B						
4A	VREFB4A0	IO	CLK2p		DIFFO_RX_B47p	DIFFOUT_B47p	W14							
4A	VREFB4A0	IO			DIFFO_TX_B48p	DIFFOUT_B48p	AB19	DQ2B						
4A	VREFB4A0	IO			DIFFO_RX_B55n	DIFFOUT_B55n	V13							
4A	VREFB4A0	IO	CLK3p		DIFFO_TX_B55p	DIFFOUT_B55p	W12							
4A	VREFB4A0	IO			DIFFO_TX_B68n	DIFFOUT_B68n	AB18							
4A	VREFB4A0	IO			DIFFO_RX_B70n	DIFFOUT_B70n	Y16							
4A	VREFB4A0	IO			DIFFO_TX_B69p	DIFFOUT_B69p	AA18							
4A	VREFB4A0	IO			DIFFO_RX_B70p	DIFFOUT_B70p	V15							
5A	VREFB5A0	IO	RZQ_1		DIFFO_TX_R1p	DIFFOUT_R1p	Y19	DQ1R						
5A	VREFB5A0	IO		INT_DONE	DIFFO_RX_R2p	DIFFOUT_R2p	W17							
5A	VREFB5A0	IO		PR_REQUEST	DIFFO_TX_R1n	DIFFOUT_R1n	V20	DQ1R						
5A	VREFB5A0	IO		CRC_ERROR	DIFFO_RX_R2n	DIFFOUT_R2n	W18							
5A	VREFB5A0	IO		ICE0	DIFFO_TX_R3p	DIFFOUT_R3p	AA21	DQ1R						
5A	VREFB5A0	IO			DIFFO_RX_R4n	DIFFOUT_R4n	V18	DQ1R						
5A	VREFB5A0	IO		CvP_CONFDONE	DIFFO_TX_R3n	DIFFOUT_R3n	Y21	DQ1R						
5A	VREFB5A0	IO			DIFFO_RX_R4n	DIFFOUT_R4n	V19	DQ1R						
5A	VREFB5A0	IO		DEV_0E	DIFFO_TX_R5p	DIFFOUT_R5p	AB22							
5A	VREFB5A0	IO			DIFFO_RX_R6p	DIFFOUT_R6p	V16	DQS1R						
5A	VREFB5A0	IO		DEV CLRn	DIFFO_TX_R5n	DIFFOUT_R5n	AA22	DQ1R						
5A	VREFB5A0	IO			DIFFO_RX_R6n	DIFFOUT_R6n	U17	DQS1R						
5A	VREFB5A0	IO			DIFFO_TX_R7p	DIFFOUT_R7p	V20	DQ1R						
5A	VREFB5A0	IO			DIFFO_RX_R8p	DIFFOUT_R8p	V15	DQ1R						
5A	VREFB5A0	IO			DIFFO_TX_R7n	DIFFOUT_R7n	W21							
5A	VREFB5A0	IO			DIFFO_RX_R8n	DIFFOUT_R8n	W16	DQ1R						
6B	VREFB6B0_HPS	HPS_DDR					R16		HPS_DM_3				HPS_DM_3	
6B	VREFB6B0_HPS	HPS_DDR					T17		HPS_DO_31				HPS_DO_31	
6B	VREFB6B0_HPS	HPS_DDR					F18		HPS_DO_29				HPS_DO_29	
6B	VREFB6B0_HPS	HPS_DDR					F18		HPS_DO_30				HPS_DO_30	
6B	VREFB6B0_HPS	HPS_DDR					F18		HPS_DO_28				HPS_DO_28	
6B	VREFB6B0_HPS	VREFB6B0_HPS					U20							
6B	VREFB6B0_HPS	HPS_DDR					M15		HPS_DQS_3				HPS_DQS_3	
6B	VREFB6B0_HPS	HPS_DDR					N15		HPS_DQS#_3				HPS_DQS#_3	
6B	VREFB6B0_HPS	HPS_DDR					V22		HPS_DO_27				HPS_DO_27	
6B	VREFB6B0_HPS	HPS_DDR					R15		HPS_DO_25				HPS_DO_25	
6B	VREFB6B0_HPS	HPS_DDR					T20		HPS_DO_26				HPS_DO_26	
6B	VREFB6B0_HPS	HPS_DDR					N17		HPS_DO_24				HPS_DO_24	
6B	VREFB6B0_HPS	HPS_DDR					U19		HPS_DM_2				HPS_DM_2	
6B	VREFB6B0_HPS	HPS_DDR					R20		HPS_DO_23				HPS_DO_23	
6B	VREFB6B0_HPS	HPS_DDR					N16		HPS_DO_21				HPS_DO_21	
6B	VREFB6B0_HPS	HPS_DDR					V21		HPS_DO_22				HPS_DO_22	
6B	VREFB6B0_HPS	HPS_DDR					F16		HPS_DO_20				HPS_DO_20	
6B	VREFB6B0_HPS	HPS_DDR					M14		HPS_DQS_2				HPS_DQS_2	
6B	VREFB6B0_HPS	HPS_DDR					W22		HPS_RESET#				HPS_RESET#	
6B	VREFB6B0_HPS	HPS_DDR					P14		HPS_DQS#_2				HPS_DQS#_2	
6B	VREFB6B0_HPS	HPS_DDR					U22		HPS_DO_19				HPS_DO_19	
6B	VREFB6B0_HPS	HPS_DDR					W19		HPS_DO_17				HPS_DO_17	
6B	VREFB6B0_HPS	HPS_DDR					R19		HPS_DO_18				HPS_DO_18	
6B	VREFB6B0_HPS	HPS_DDR					M17		HPS_DO_16				HPS_DO_16	
6A	VREFB6A0_HPS	HPS_DDR					T22		HPS_DM_1				HPS_DM_1	
6A	VREFB6A0_HPS	HPS_DDR					P21		HPS_DO_15				HPS_DO_15	
6A	VREFB6A0_HPS	HPS_DDR					L18		HPS_DO_13				HPS_DO_13	
6A	VREFB6A0_HPS	HPS_DDR					F22		HPS_DO_14				HPS_DO_14	
6A	VREFB6A0_HPS	HPS_DDR					L16		HPS_DO_12				HPS_DO_12	
6A	VREFB6A0_HPS	HPS_DDR					T21		HPS_CKE_0				HPS_CKE_0	
6A	VREFB6A0_HPS	HPS_DDR					M14		HPS_DQS_1				HPS_DQS_1	
6A	VREFB6A0_HPS	HPS_DDR					R21		HPS_CKE_1				HPS_CKE_1	
6A	VREFB6A0_HPS	HPS_DDR					N13		HPS_DQS#_1				HPS_DQS#_1	
6A	VREFB6A0_HPS	HPS_DDR					N20		HPS_DO_11				HPS_DO_11	
6A	VREFB6A0_HPS	HPS_DDR					K19		HPS_DO_9				HPS_DO_9	
6A	VREFB6A0_HPS	HPS_DDR					N21		HPS_DO_10				HPS_DO_10	
6A	VREFB6A0_HPS	HPS_DDR					R20		HPS_DO_8				HPS_DO_8	
6A	VREFB6A0_HPS	HPS_DDR					M20		HPS_DM_0				HPS_DM_0	
6A	VREFB6A0_HPS	HPS_DDR					M22		HPS_DO_7				HPS_DO_7	
6A	VREFB6A0_HPS	HPS_DDR					K16		HPS_DO_5				HPS_DO_5	
6A	VREFB6A0_HPS	HPS_DDR					L22		HPS_DO_6				HPS_DO_6	
6A	VREFB6A0_HPS	HPS_DDR					K18		HPS_DO_4				HPS_DO_4	
6A	VREFB6A0_HPS	HPS_DDR					N19		HPS_ODT_1				HPS_ODT_1	
6A	VREFB6A0_HPS	HPS_DDR					L15		HPS_DQS_0				HPS_DQS_0	



Bank Number	REF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
6A	VREFB6A0_HPS	HPS_DDR					L20		HPS.ODT_0	HPS.ODT_0				
6A	VREFB6A0_HPS	HPS_DDR					K14		HPS.DQS#_0	HPS.DQS#_0				
6A	VREFB6A0_HPS	HPS_DDR					K21		HPS.DQ_3	HPS.DQ_3				
6A	VREFB6A0_HPS	HPS_DDR					J19		HPS.DQ_1	HPS.DQ_1				
6A	VREFB6A0_HPS	HPS_DDR					M20		HPS.DQ_2	HPS.DQ_2				
6A	VREFB6A0_HPS	HPS_DDR					J18		HPS.DQ_0	HPS.DQ_0				
6A	VREFB6A0_HPS	VREFB6A0_HPS					H19							
6A	VREFB6A0_HPS	HPS_DDR					L21		HPS.A_0	HPS.A_0				
6A	VREFB6A0_HPS	HPS_DDR					J22		HPS.A_1	HPS.A_1				
6A	VREFB6A0_HPS	HPS_DDR					H17		HPS.A_4	HPS.A_4				
6A	VREFB6A0_HPS	HPS_DDR					J21		HPS.A_2	HPS.A_2				
6A	VREFB6A0_HPS	HPS_DDR					J19		HPS.A_5	HPS.A_5				
6A	VREFB6A0_HPS	HPS_DDR					H20		HPS.A_3	HPS.A_3				
6A	VREFB6A0_HPS	HPS_DDR					K15		HPS.CK	HPS.CK				
6A	VREFB6A0_HPS	HPS_DDR					H22		HPS.A_6	HPS.A_6				
6A	VREFB6A0_HPS	HPS_DDR					J14		HPS.CK#	HPS.CK#				
6A	VREFB6A0_HPS	HPS_DDR					H21		HPS.A_7	HPS.A_7				
6A	VREFB6A0_HPS	HPS_DDR					G20		HPS.BA_1					
6A	VREFB6A0_HPS	HPS_DDR					G22		HPS.BA_0					
6A	VREFB6A0_HPS	HPS_DDR					G18		HPS.BA_2					
6A	VREFB6A0_HPS	HPS_DDR					F20		HPS.CAS#					
6A	VREFB6A0_HPS	HPS_DDR					F21		HPS.RAS#					
6A	VREFB6A0_HPS	HPS_DDR					G22		HPS.A_8	HPS.A_8				
6A	VREFB6A0_HPS	HPS_DDR					F22		HPS.A_10					
6A	VREFB6A0_HPS	HPS_DDR					B22		HPS.A_9	HPS.A_9				
6A	VREFB6A0_HPS	HPS_DDR					E19		HPS.A_11					
6A	VREFB6A0_HPS	HPS_DDR					H15		HPS.CS#_0	HPS.CS#_0				
6A	VREFB6A0_HPS	HPS_DDR					G20		HPS.A_12					
6A	VREFB6A0_HPS	HPS_DDR					J16		HPS.CS#_1	HPS.CS#_1				
6A	VREFB6A0_HPS	HPS_DDR					E21		HPS.A_13					
6A	VREFB6A0_HPS	HPS_DDR					G21		HPS.A_14					
6A	VREFB6A0_HPS	HPS_DDR					D22		HPS.VEN#					
6A	VREFB6A0_HPS	HPS_DDR					E18		HPS.A_15					
6A	VREFB6A0_HPS	HPS_RZQ_0					D21							
		GND					G17							
		GND					F17							
7A		HPS_nRST					D18							
7A		HPS_nPOR					E16							
7A		HPS_TDO					B18							
7A		VCCRSTCLK_HPS					G15							
7A		HPS_TMS					D17							
7A		HPS_TCK					J13							
7A		HPS_TRST					H14							
7A		HPS_TDI					F16							
7A		GND					F15							
7A		HPS_PORSEL					G14							
7A		HPS_CLK1					C16							
7A		HPS_CLK2					E14							
7A	VREFB7A7B7C7D0_HPS	TRACE_CLK					B15				TRACE_CLK			HPS_GP048
7A	VREFB7A7B7C7D0_HPS	TRACE_D0					D19				TRACE_D0	SPIS0_CLK	UART0_RX	HPS_GP049
7A	VREFB7A7B7C7D0_HPS	TRACE_D1					C15				TRACE_D1	SPIS0_MOSI	UART0_TX	HPS_GP050
7A	VREFB7A7B7C7D0_HPS	TRACE_D2					C20				TRACE_D2	SPIS0_MISO	IC1_SDA	HPS_GP051
7A	VREFB7A7B7C7D0_HPS	TRACE_D3					F13				TRACE_D3	SPIS0_SS0	IC1_SCL	HPS_GP052
7A	VREFB7A7B7C7D0_HPS	TRACE_D4					C19				TRACE_D4	SPIS1_CLK	CAN1_RX	HPS_GP053
7A	VREFB7A7B7C7D0_HPS	TRACE_D5					C14				TRACE_D5	SPIS1_MOSI	CAN1_TX	HPS_GP054
7A	VREFB7A7B7C7D0_HPS	TRACE_D6					B19				TRACE_D6	SPIS1_SSD	IC0_SDA	HPS_GP055
7A	VREFB7A7B7C7D0_HPS	TRACE_D7					B20				TRACE_D7	SPIS1_MISO	IC0_SCL	HPS_GP056
7A	VREFB7A7B7C7D0_HPS	SPIM0_CLK					A21				SPIM0_CLK	IC1_SDA	UART0_CTS	HPS_GP057
7A	VREFB7A7B7C7D0_HPS	SPIM0_MOSI					A22				SPIM0_MOSI	IC1_SCL	UART0_RTS	HPS_GP058
7A	VREFB7A7B7C7D0_HPS	SPIM0_MISO					A20				SPIM0_MISO	CAN1_RX	UART1_CTS	HPS_GP059
7A	VREFB7A7B7C7D0_HPS	SPIM0_SS0/BOOTSEL0					D14				SPIM0_SS0	CAN1_TX	UART1_RTS	HPS_GP060
7A	VREFB7A7B7C7D0_HPS	UART0_RX					A16				UART0_RX	CAN0_RX	SPIM0_SS1	HPS_GP061
7A	VREFB7A7B7C7D0_HPS	UART0_TX/CLKSEL1					E13				UART0_TX	CAN0_TX	SPIM1_SS1	HPS_GP062
7A	VREFB7A7B7C7D0_HPS	IC0_SDA					A15				IC0_SDA	UART1_RX	SPIM1_CLK	HPS_GP063
7A	VREFB7A7B7C7D0_HPS	IC0_SCL					A18				IC0_SCL	UART1_TX	SPIM1_MOSI	HPS_GP064
7A	VREFB7A7B7C7D0_HPS	CAN0_RX					B14				CAN0_RX	UART0_RX	SPIM1_MISO	HPS_GP065
7A	VREFB7A7B7C7D0_HPS	CAN0_TX/CLKSEL0					A17				CAN0_TX	UART0_TX	SPIM1_SS0	HPS_GP066
7B	VREFB7A7B7C7D0_HPS	NAND_ALE					J11				NAND_ALE	RGMI1_TX_CLK	QSPI_SS3	HPS_GP014
7B	VREFB7A7B7C7D0_HPS	NAND_CE					J12				NAND_CE	RGMI1_TXD0	USB1_D0	HPS_GP015
7B	VREFB7A7B7C7D0_HPS	NAND_CLE					J8				NAND_CLE	RGMI1_TXD1	USB1_D1	HPS_GP016
7B	VREFB7A7B7C7D0_HPS	NAND_RE					D13				NAND_RE	RGMI1_TXD2	USB1_D2	HPS_GP017
7B	VREFB7A7B7C7D0_HPS	NAND_RB					H12				NAND_RB	RGMI1_TXD3	USB1_D3	HPS_GP018
7B	VREFB7A7B7C7D0_HPS	NAND_D00					B13				NAND_D00	RGMI1_RXD0	USB1_D0	HPS_GP019
7B	VREFB7A7B7C7D0_HPS	NAND_D01					H10				NAND_D01	RGMI1_RXD1	IC3_SDA	HPS_GP020
7B	VREFB7A7B7C7D0_HPS	NAND_D02					C12				NAND_D02	RGMI1_MDC	IC3_SCL	HPS_GP021
7B	VREFB7A7B7C7D0_HPS	NAND_D03					H11				NAND_D03	RGMI1_RX_CTL	USB1_D4	HPS_GP022
7B	VREFB7A7B7C7D0_HPS	NAND_D04					A13				NAND_D04	RGMI1_TX_CTL	USB1_D5	HPS_GP023
7B	VREFB7A7B7C7D0_HPS	NAND_D05					C12				NAND_D05	RGMI1_RX_CLK	USB1_D6	HPS_GP024
7B	VREFB7A7B7C7D0_HPS	NAND_D06					G10				NAND_D06	RGMI1_RXD1	USB1_D7	HPS_GP025
7B	VREFB7A7B7C7D0_HPS	NAND_D07					E11				NAND_D07	RGMI1_RXD2	USB1_D8	HPS_GP026
7B	VREFB7A7B7C7D0_HPS	NAND_WP					A12				NAND_WP	RGMI1_RXD3	QSPI_SS2	HPS_GP027
7B	VREFB7A7B7C7D0_HPS	NAND_WE/BOOTSEL2					B12				NAND_WE	QSPI_SS1		HPS_GP028
7B	VREFB7A7B7C7D0_HPS	QSPI_I00					D11				QSPI_I00		USB1_CLK	HPS_GP029
7B	VREFB7A7B7C7D0_HPS	QSPI_I01					D12				QSPI_I01		USB1_STP	HPS_GP030
7B	VREFB7A7B7C7D0_HPS	QSPI_I02					F10				QSPI_I02		USB1_D9	HPS_GP031
7B	VREFB7A7B7C7D0_HPS	QSPI_I03					F11				QSPI_I03		USB1_NXT	HPS_GP032
7B	VREFB7A7B7C7D0_HPS	QSPI_SS0/BOOTSEL1					A11				QSPI_SS0			HPS_GP033
7B	VREFB7A7B7C7D0_HPS	QSPI_CLK					C11				QSPI_CLK			HPS_GP034
7C	VREFB7A7B7C7D0_HPS	IO					G8				SDMMC_CMD			HPS_GP036
7C	VREFB7A7B7C7D0_HPS	IO					E8				SDMMC_PWREN			HPS_GP037
7C	VREFB7A7B7C7D0_HPS	IO					B10				SDMMC_D0			HPS_GP038
7C	VREFB7A7B7C7D0_HPS	IO					A10				SDMMC_D1			HPS_GP039
7C	VREFB7A7B7C7D0_HPS	IO					C10				SDMMC_D2			HPS_GP040
7C	VREFB7A7B7C7D0_HPS	IO					E9				SDMMC_CCLK_OUT			HPS_GP045
7C	VREFB7A7B7C7D0_HPS	IO					F8				SDMMC_D3			HPS_GP046
7C	VREFB7A7B7C7D0_HPS	IO					B9				SDMMC_D4			HPS_GP047
7D	VREFB7A7B7C7D0_HPS	RGMI0_TX_CLK					H7				RGMI0_TX_CLK			HPS_GP000
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD0					F7				RGMI0_TXD0	USB1_D0		HPS_GP001
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD1					G7				RGMI0_TXD1	USB1_D1		HPS_GP002
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD2					A8				RGMI0_TXD2	USB1_D2		HPS_GP003
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD3					D8				RGMI0_TXD3	USB1_D3		HPS_GP004
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD0					F6				RGMI0_RXD0	USB1_D4		HPS_GP005
7D	VREFB7A7B7C7D0_HPS	RGMI0_MDO					A7				RGMI0_MDO	USB1_D5	IC2_SDA	HPS_GP006
7D	VREFB7A7B7C7D0_HPS	RGMI0_MDC					G7				RGMI0_MDC	IC2_SCL		HPS_GP007
7D	VREFB7A7B7C7D0_HPS	RGMI0_RX_CTL					H6				RGMI0_RX_CTL	USB1_D7		HPS_GP008
7D	VREFB7A7B7C7D0_HPS	RGMI0_TX_CTL					D7				RGMI0_TX_CTL			HPS_GP009
7D	VREFB7A7B7C7D0_HPS	RGMI0_RX_CLK					D9				RGMI0_RX_CLK	USB1_CLK		HPS_GP010
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD1					B7				RGMI0_RXD1	USB1_STP		HPS_GP011
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD2					B8				RGMI0_RXD2	USB1_DIR		HPS_GP012
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD3					E8				RGMI0_RXD3	USB1_NXT		HPS_GP013
8A	VREFB8A0	IO	CLKp		DIFFIO_RX_T1p	DIFFOUT_T1p	F5							
8A	VREFB8A0	IO	CLKn		DIFFIO_RX_T1n	DIFFOUT_T1n	E5							
8A	VREFB8A0	IO			FPPLL_TL_CLKOUT0/FPPLL_TL_CLKOUT1/FPPLL_TL_FB	DIFFOUT_T4p	A6							
8A	VREFB8A0	IO			FPPLL_TL_CLKOUT1/FPPLL_TL_CLKOUTn	DIFFOUT_T4n	A5							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
BA	VREFSBAN0	IO	CLK9p,FPLL_TL_FBp		DIFFIO_RX_T9p	DIFFOUT_T9p	C6							
BA	VREFSBAN0	IO	CLK9n,FPLL_TL_FBn		DIFFIO_RX_T9n	DIFFOUT_T9n	C5							
BA		MSEL0		MSEL0			R4							
BA		CONF_DONE		CONF_DONE			A3							
BA		MSEL1		MSEL1			E4							
BA		STATUS		STATUS			B3							
BA		HCE		HCE			A2							
BA		MSEL2		MSEL2			A1							
BA		MSEL3		MSEL3			C4							
BA		KCONFIG		KCONFIG			B2							
BA		MSEL4		MSEL4			C2							
		GND					C1							
		GND					A14							
		GND					A4							
		GND					AA14							
		GND					AA4							
		GND					AB1							
		GND					AB11							
		GND					AB21							
		GND					B1							
		GND					B11							
		GND					B21							
		GND					B6							
		GND					C18							
		GND					C3							
		GND					C8							
		GND					D1							
		GND					D15							
		GND					E1							
		GND					E12							
		GND					E2							
		GND					E22							
		GND					E3							
		GND					F14							
		GND					F19							
		GND					F2							
		GND					F3							
		GND					F4							
		GND					F9							
		GND					G1							
		GND					G16							
		GND					G2							
		GND					G4							
		GND					G5							
		GND					G8							
		GND					H13							
		GND					H2							
		GND					H4							
		GND					H5							
		GND					J10							
		GND					J20							
		GND					J3							
		GND					K							
		GND					J7							
		GND					K1							
		GND					K11							
		GND					K13							
		GND					K17							
		GND					K2							
		GND					K4							
		GND					K6							
		GND					K8							
		GND					K9							
		GND					L10							
		GND					L12							
		GND					L14							
		GND					L2							
		GND					L3							
		GND					L5							
		GND					L7							
		GND					L8							
		GND					M1							
		GND					M11							
		GND					M2							
		GND					M21							
		GND					M4							
		GND					M8							
		GND					M9							
		GND					N1							
		GND					N10							
		GND					N12							
		GND					N16							
		GND					N2							
		GND					N3							
		GND					N5							
		GND					N6							
		GND					N7							
		GND					N8							
		GND					P11							
		GND					P15							
		GND					P2							
		GND					P4							
		GND					P6							
		GND					P9							
		GND					R1							
		GND					R12							
		GND					R14							
		GND					R2							
		GND					R22							
		GND					R3							
		GND					R5							
		GND					R7							
		GND					R9							
		GND					T1							
		GND					T13							
		GND					T15							
		GND					T19							
		GND					T2							
		GND					T4							
		GND					T6							
		GND					T8							
		GND					U11							
		GND					U12							
		GND					U13							
		GND					U14							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (9)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					U15							
		GND					U16							
		GND					U17							
		GND					U3							
		GND					U5							
		GND					U6							
		GND					U9							
		GND					V1							
		GND					V13							
		GND					V3							
		GND					V8							
		GND					W10							
		GND					W15							
		GND					W20							
		GND					Y1							
		GND					Y17							
		GND					Y2							
		GND					Y7							
		GND					R16							
		GND					P13							
		VCC					R8							
		VCC					J4							
		VCC					J6							
		VCC					J8							
		VCC					R3							
		VCC					R5							
		VCC					R7							
		VCC					L4							
		VCC					L6							
		VCC					M3							
		VCC					M5							
		VCC					M7							
		VCC					M8							
		VCC					N4							
		VCC					N6							
		VCC					P3							
		VCC					P5							
		VCC					P7							
		VCC					P8							
		VCC					R4							
		VCC					R8							
		VCC					R8							
		VCC					T3							
		VCC					T5							
		VCC					T7							
		VCC					PT7							
		DNU					J2							
		DNU					H1							
		DNU					W2							
		DNU					Y3							
		DNU					C17							
		DNU					G8							
		VCCPGM					Y4							
		VCCPGM					Y18							
		VCCPGM					D4							
		VCCBAT					D2							
		VCCD3A					AB6							
		VCCD3A					W5							
		VCCD3B					AA9							
		VCCD4A					AB18							
		VCCD4A					Y12							
		VCCD6A					V18							
		VCCD6A					Y22							
		VCCD6A_HPS					D20							
		VCCD6A_HPS					E17							
		VCCD6A_HPS					G21							
		VCCD6A_HPS					H18							
		VCCD6A_HPS					J15							
		VCCD6A_HPS					K22							
		VCCD6A_HPS					L13							
		VCCD6A_HPS					L19							
		VCCD6B_HPS					M16							
		VCCD6B_HPS					N13							
		VCCD6B_HPS					P20							
		VCCD6B_HPS					R17							
		VCCD6B_HPS					T14							
		VCCD6B_HPS					U21							
		VCCD7A_HPS					A19							
		VCCD7A_HPS					B16							
		VCCD7B_HPS					C13							
		VCCD7B_HPS					G11							
		VCCD7C_HPS					D10							
		VCCD7D_HPS					A9							
		VCCD7D_HPS					E7							
		VCCD8A					D5							
		VCCPD3A					Y6							
		VCCPD3B4A					AA12							
		VCCPD3B4A					V12							
		VCCPD3B4A					V14							
		VCCPD3B4A					W13							
		VCCPD3B4A					W8							
		VCCPD5A					T16							
		VCCPD6AB_HPS					H16							
		VCCPD6AB_HPS					J17							
		VCCPD6AB_HPS					L17							
		VCCPD6AB_HPS					M16							
		VCCPD7A_HPS					G13							
		VCCPD7B_HPS					F12							
		VCCPD7C_HPS					E10							
		VCCPD7D_HPS					C9							
		VCCPD8A					D8							
3A	VREFB3AN0	VREFB3AN0					AB4							
3B	VREFB3BN0	VREFB3BN0					AA10							
4A	VREFB4AN0	VREFB4AN0					AA20							
5A	VREFB5AN0	VREFB5AN0					AA16							
	VREFB7A7B7C7D0_HPS	VREFB7A7B7C7D0_HPS					B17							
8A	VREFB8AN0	VREFB8AN0					B5							
		NC					G3							
		NC					H3							
		NC					R10							
		NC					R11							
		NC					T10							
		NC					T11							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		NC					T12							
		NC					T9							
		VCCRSTCLK_HPS					D16							
		RREF_TL					J1							
		VCCA_FPLL					L1							
		VCCA_FPLL					P1							
		VCCA_FPLL					U1							
		VCCA_FPLL					W1							
		VCCA_FPLL					F1							
		VCCA_FPLL					W17							
		VCC_ALIX					AA17							
		VCC_ALIX					AA3							
		VCC_ALIX					D3							
		VCC_ALIX					D9							
		VCC_ALIX					Y10							
		VCC_ALIX_SHARED					E16							
		VCCPLL_HPS					F16							
		VCC_HPS					R13							
		VCC_HPS					R10							
		VCC_HPS					R12							
		VCC_HPS					L11							
		VCC_HPS					L9							
		VCC_HPS					M10							
		VCC_HPS					M12							
		VCC_HPS					N11							
		VCC_HPS					N9							
		VCC_HPS					P10							
		VCC_HPS					P12							

Notes:

- (1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
- (2) HPS_DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
- (3) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	PinName/Function (Z)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U62	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2	HPS Pin Max Select 3	HPS Pin Max Select 2	HPS Pin Max Select 1	HPS Pin Max Select 0
3A		TDO		TDO			Y5								
3A		HCS0		DATA4			AA6								
3A		TMS		TMS			AC7								
3A		AS_DATA3		DATA3			AB6								
3A		TKC		TKC			AB5								
3A		AS_DATA2		DATA2			AC5								
3A		TDI		TDI			W10								
3A		AS_DATA1		DATA1			AC6								
3A		DCLK		DCLK			AA8								
3A		AS_DATA0_ASDO		DATA0			AD7								
3A	VREFBAND	ID		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	Y8	DD1B							
3A	VREFBAND	ID		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	V4								
3A	VREFBAND	ID		DATA8	DIFFIO_RX_B1n	DIFFOUT_B1n	V9B	DD1B							
3A	VREFBAND	ID		DATA7	DIFFIO_TX_B2n	DIFFOUT_B2n	Y5	DD1B							
3A	VREFBAND	ID		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	T8	DD5n1B							
3A	VREFBAND	ID		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	AB4	DD1B							
3A	VREFBAND	ID		DATA12	DIFFIO_RX_B3n	DIFFOUT_B3n	U9	DD5n1B							
3A	VREFBAND	ID		DATA11	DIFFIO_TX_B4n	DIFFOUT_B4n	AA4								
3A	VREFBAND	ID		DATA14	DIFFIO_RX_B6n	DIFFOUT_B6n	V10	DD1B							
3A	VREFBAND	ID		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	AD4	DD1B							
3A	VREFBAND	ID		CLKUSR	DIFFIO_RX_B5n	DIFFOUT_B5n	U10	DD1B							
3A	VREFBAND	ID		DATA15	DIFFIO_TX_B6n	DIFFOUT_B6n	AC5	DD1B							
3A	VREFBAND	ID		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	AA11								
3A	VREFBAND	ID		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	AE6	DD1B							
3A	VREFBAND	ID		PR_ERR02C	DIFFIO_RX_B7n	DIFFOUT_B7n	Y11								
3A	VREFBAND	ID			DIFFIO_TX_B8n	DIFFOUT_B8n	AD6	DD1B							
3B	VREFBAND	ID			DIFFIO_TX_B20n	DIFFOUT_B20n	AF4								
3B	VREFBAND	ID			DIFFIO_RX_B20n	DIFFOUT_B20n	AE9	DD2B							
3B	VREFBAND	ID			DIFFIO_TX_B25n	DIFFOUT_B25n	AE4	DD2B							
3B	VREFBAND	ID			DIFFIO_RX_B26n	DIFFOUT_B26n	AD9	DD2B							
3B	VREFBAND	ID			DIFFIO_RX_B27n	DIFFOUT_B27n	U11	DD5n2B							
3B	VREFBAND	ID			DIFFIO_TX_B28n	DIFFOUT_B28n	AF8	DD2B							
3B	VREFBAND	ID			DIFFIO_RX_B27n	DIFFOUT_B27n	T11	DD5n2B							
3B	VREFBAND	ID			DIFFIO_TX_B28n	DIFFOUT_B28n	AE7								
3B	VREFBAND	ID			DIFFIO_TX_B29n	DIFFOUT_B29n	AF9	DD2B							
3B	VREFBAND	ID			DIFFIO_RX_B30n	DIFFOUT_B30n	AE11	DD2B							
3B	VREFBAND	ID			DIFFIO_TX_B29n	DIFFOUT_B29n	AE8	DD2B							
3B	VREFBAND	ID			DIFFIO_RX_B30n	DIFFOUT_B30n	AD11	DD2B							
3B	VREFBAND	ID	CLK0n,FPLL, BL, FBn		DIFFIO_RX_B31n	DIFFOUT_B31n	W11								
3B	VREFBAND	ID			DIFFIO_TX_B32n	DIFFOUT_B32n	AF5	DD2B							
3B	VREFBAND	ID	CLK0p,FPLL, BL, FBn		DIFFIO_RX_B31p	DIFFOUT_B31p	V11								
3B	VREFBAND	ID			DIFFIO_TX_B32p	DIFFOUT_B32p	AG5	DD2B							
3B	VREFBAND	ID			DIFFIO_RX_B34n	DIFFOUT_B34n	AF10	DD3B							
3B	VREFBAND	ID			DIFFIO_TX_B33n	DIFFOUT_B33n	AF7	DD3B							
3B	VREFBAND	ID			DIFFIO_RX_B34n	DIFFOUT_B34n	AF11	DD3B							
3B	VREFBAND	ID			DIFFIO_TX_B35n	DIFFOUT_B35n	T12	DD5n3B							
3B	VREFBAND	ID			DIFFIO_RX_B36n	DIFFOUT_B36n	AA9	DD3B							
3B	VREFBAND	ID			DIFFIO_TX_B35n	DIFFOUT_B35n	T13	DD5n3B							
3B	VREFBAND	ID			DIFFIO_RX_B36n	DIFFOUT_B36n	AA3								
3B	VREFBAND	ID			DIFFIO_TX_B37n	DIFFOUT_B37n	AA4	DD3B							
3B	VREFBAND	ID	FPLL, BL, CLKOUT1,FPLL, BL, CLKOUTn		DIFFIO_RX_B38n	DIFFOUT_B38n	AD12	DD3B							
3B	VREFBAND	ID			DIFFIO_TX_B37n	DIFFOUT_B37n	AG5	DD3B							
3B	VREFBAND	ID			DIFFIO_RX_B38n	DIFFOUT_B38n	AE12	DD3B							
3B	VREFBAND	ID			DIFFIO_TX_B39n	DIFFOUT_B39n	W12								
3B	VREFBAND	ID			DIFFIO_RX_B40n	DIFFOUT_B40n	AA5	DD3B							
3B	VREFBAND	ID			DIFFIO_TX_B39n	DIFFOUT_B39n	V12								
3B	VREFBAND	ID			DIFFIO_RX_B40n	DIFFOUT_B40n	AA6	DD3B							
4A	VREFBAND	ID	RZQ_0		DIFFIO_TX_B41n	DIFFOUT_B41n	AA7								
4A	VREFBAND	ID			DIFFIO_RX_B42n	DIFFOUT_B42n	AF13	DD4B							
4A	VREFBAND	ID			DIFFIO_TX_B41p	DIFFOUT_B41p	AG8	DD4B							
4A	VREFBAND	ID			DIFFIO_RX_B42n	DIFFOUT_B42n	AG13	DD4B							
4A	VREFBAND	ID			DIFFIO_TX_B43n	DIFFOUT_B43n	U13	DD5n4B							
4A	VREFBAND	ID			DIFFIO_RX_B44n	DIFFOUT_B44n	AA8	DD4B							
4A	VREFBAND	ID			DIFFIO_TX_B43n	DIFFOUT_B43n	U14	DD5n4B							
4A	VREFBAND	ID			DIFFIO_RX_B44n	DIFFOUT_B44n	AG9								
4A	VREFBAND	ID			DIFFIO_TX_B45n	DIFFOUT_B45n	AA9	DD4B							
4A	VREFBAND	ID			DIFFIO_RX_B46n	DIFFOUT_B46n	AE15	DD4B							
4A	VREFBAND	ID			DIFFIO_TX_B45n	DIFFOUT_B45n	AG10	DD4B							
4A	VREFBAND	ID			DIFFIO_RX_B46n	DIFFOUT_B46n	AF15	DD4B							
4A	VREFBAND	ID	CLK2n		DIFFIO_RX_B47n	DIFFOUT_B47n	AA13								
4A	VREFBAND	ID			DIFFIO_TX_B48n	DIFFOUT_B48n	W14	DD4B							
4A	VREFBAND	ID	CLK2p		DIFFIO_RX_B47p	DIFFOUT_B47p	V13								
4A	VREFBAND	ID			DIFFIO_TX_B48n	DIFFOUT_B48n	AG11	DD4B							
4A	VREFBAND	ID			DIFFIO_RX_B49n	DIFFOUT_B49n	AG16	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B49n	DIFFOUT_B49n	AA12	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B50n	DIFFOUT_B50n	AF17	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B51n	DIFFOUT_B51n	V15	DD5n4B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B52n	DIFFOUT_B52n	AA13	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B51n	DIFFOUT_B51n	W14	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B52n	DIFFOUT_B52n	AG14	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B53n	DIFFOUT_B53n	AA14	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B54n	DIFFOUT_B54n	AE17	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B53n	DIFFOUT_B53n	AG15	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B54n	DIFFOUT_B54n	AD17	DD5B	DD1B						
4A	VREFBAND	ID	CLK3n		DIFFIO_RX_B55n	DIFFOUT_B55n	AA15								
4A	VREFBAND	ID			DIFFIO_TX_B56n	DIFFOUT_B56n	AA16	DD5B	DD1B						
4A	VREFBAND	ID	CLK3p		DIFFIO_RX_B55p	DIFFOUT_B55p	V15								
4A	VREFBAND	ID			DIFFIO_TX_B56n	DIFFOUT_B56n	AA17	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B57n	DIFFOUT_B57n	AD19	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B57n	DIFFOUT_B57n	AF18	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B58n	DIFFOUT_B58n	AE19	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B58n	DIFFOUT_B58n	AA18	DD5n4B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B59n	DIFFOUT_B59n	AA18	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B59n	DIFFOUT_B59n	AA19	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B60n	DIFFOUT_B60n	AA18	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B60n	DIFFOUT_B60n	AA19	DD5n4B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B61n	DIFFOUT_B61n	AA19	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B61n	DIFFOUT_B61n	AA19	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B62n	DIFFOUT_B62n	AE20	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B62n	DIFFOUT_B62n	AE20	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B63n	DIFFOUT_B63n	AG20	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B63n	DIFFOUT_B63n	AF20	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B64n	DIFFOUT_B64n	AF21	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B64n	DIFFOUT_B64n	AG20	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B65n	DIFFOUT_B65n	AG21	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B65n	DIFFOUT_B65n	AG21	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B66n	DIFFOUT_B66n	AF22	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B66n	DIFFOUT_B66n	AG21	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B67n	DIFFOUT_B67n	AE22	DD5n7B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B67n	DIFFOUT_B67n	AG21	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B67n	DIFFOUT_B67n	AD23	DD5n7B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B67n	DIFFOUT_B67n	AG23	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B68n	DIFFOUT_B68n	AG23	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B68n	DIFFOUT_B68n	AF23	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B69n	DIFFOUT_B69n	AG23	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B69n	DIFFOUT_B69n	AG23	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B70n	DIFFOUT_B70n	AG23	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B70n	DIFFOUT_B70n	AG24	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_RX_B71n	DIFFOUT_B71n	AG24	DD5B	DD1B						
4A	VREFBAND	ID			DIFFIO_TX_B71n	DIFFOUT_B71n	AG24	DD5B	DD1B						



Bank Number	VREF	PinName/Function (Z)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U62	DQS for X8	DQS for X16	HMC Pin Assignment for DQS/DDR2 (Z)	HMC Pin Assignment for LPDDR2	HPS Pin Max Select 3	HPS Pin Max Select 2	HPS Pin Max Select 1	HPS Pin Max Select 0
IA	VREFBAND_HPS	HPS_D0R					F24								
IA	VREFBAND_HPS	HPS_R2D_0					D05								
		GND					F23								
		GND					E13								
7A	HPS_HRST						A23								
7A	HPS_HPOR						H19								
7A	HPS_TD0						B03								
	VCCRSTCLK_HPS						J19								
7A	HPS_TMS						C23								
7A	HPS_TCK						K19								
7A	HPS_TRST						C22								
7A	HPS_TDI						D22								
	GND						D21								
7A	HPS_PORSEL						E18								
7A	HPS_CLK1						E20								
7A	HPS_H02						I20								
7A	VREFB7A/B/C/D0_HPS	TRACE_CLK					C91					TRACE_CLK			HPS_GP048
7A	VREFB7A/B/C/D0_HPS	TRACE_D0					A22					TRACE_D0	SPIS0_CLK	UART0_RX	HPS_GP049
7A	VREFB7A/B/C/D0_HPS	TRACE_D1					B21					TRACE_D1	SPIS0_MOSI	UART0_TX	HPS_GP050
7A	VREFB7A/B/C/D0_HPS	TRACE_D2					A21					TRACE_D2	SPIS0_MISO	IC21_SDA	HPS_GP051
7A	VREFB7A/B/C/D0_HPS	TRACE_D3					K18					TRACE_D3	SPIS0_SS0	IC21_SCL	HPS_GP052
7A	VREFB7A/B/C/D0_HPS	TRACE_D4					A20					TRACE_D4	SPIS0_CLK	CAN0_RX	HPS_GP053
7A	VREFB7A/B/C/D0_HPS	TRACE_D5					J18					TRACE_D5	SPIS1_MOSI	CAN1_TX	HPS_GP054
7A	VREFB7A/B/C/D0_HPS	TRACE_D6					A19					TRACE_D6	SPIS1_SS0	IC20_SDA	HPS_GP055
7A	VREFB7A/B/C/D0_HPS	TRACE_D7					C19					TRACE_D7	SPIS1_MISO	IC20_SCL	HPS_GP056
7A	VREFB7A/B/C/D0_HPS	SPIM0_CLK					A18					TRACE_D8	SPIS1_SS0	IC20_SDA	HPS_GP057
7A	VREFB7A/B/C/D0_HPS	SPIM0_MOSI					C17					SPIM0_MOSI	IC21_SCL	UART0_RTS	HPS_GP058
7A	VREFB7A/B/C/D0_HPS	SPIM0_MISO					B19					SPIM0_MISO	CAN0_RX	UART1_CTS	HPS_GP059
7A	VREFB7A/B/C/D0_HPS	SPIM0_SS0/BOOTSELO					J17					SPIM0_SS0	CAN1_TX	UART1_RTS	HPS_GP060
7A	VREFB7A/B/C/D0_HPS	UART0_RX					A17					UART0_RX	CAN0_RX	SPIM0_SS1	HPS_GP061
7A	VREFB7A/B/C/D0_HPS	UART0_TX/CLKSEL1					H17					UART0_TX	CAN0_TX	SPIM0_SS1	HPS_GP062
7A	VREFB7A/B/C/D0_HPS	IC20_SDA					C19					IC20_SDA	UART1_RX	SPIM0_CLK	HPS_GP063
7A	VREFB7A/B/C/D0_HPS	IC20_SCL					B16					IC20_SCL	UART1_TX	SPIM0_MOSI	HPS_GP064
7A	VREFB7A/B/C/D0_HPS	CAN0_RX					B19					CAN0_RX	UART0_RX	SPIM0_MISO	HPS_GP065
7A	VREFB7A/B/C/D0_HPS	CAN0_TX/CLKSEL0					C16					CAN0_TX	UART0_TX	SPIM0_SS0	HPS_GP066
7B	VREFB7A/B/C/D0_HPS	NAND_ALE					J15					NAND_ALE	RGMB1_TX_CLK	QSPI_SS3	HPS_GP014
7B	VREFB7A/B/C/D0_HPS	NAND_CE					A16					NAND_CE	RGMB1_TXD0	USB1_D0	HPS_GP015
7B	VREFB7A/B/C/D0_HPS	NAND_CLE					J14					NAND_CLE	RGMB1_TXD1	USB1_D1	HPS_GP016
7B	VREFB7A/B/C/D0_HPS	NAND_RE					A14					NAND_RE	RGMB1_TXD2	USB1_D2	HPS_GP017
7B	VREFB7A/B/C/D0_HPS	NAND_RB					D17					NAND_RB	RGMB1_TXD3	USB1_D3	HPS_GP018
7B	VREFB7A/B/C/D0_HPS	NAND_DQ0					A14					NAND_DQ0	RGMB1_RXD0		HPS_GP019
7B	VREFB7A/B/C/D0_HPS	NAND_DQ1					A15					NAND_DQ1	RGMB1_RXD1	IC20_SDA	HPS_GP020
7B	VREFB7A/B/C/D0_HPS	NAND_DQ2					A15					NAND_DQ2	RGMB1_MDC	IC21_SCL	HPS_GP021
7B	VREFB7A/B/C/D0_HPS	NAND_DQ3					J13					NAND_DQ3	RGMB1_RX_CTL	USB1_D4	HPS_GP022
7B	VREFB7A/B/C/D0_HPS	NAND_DQ4					A14					NAND_DQ4	RGMB1_TX_CTL	USB1_D5	HPS_GP023
7B	VREFB7A/B/C/D0_HPS	NAND_DQ5					J12					NAND_DQ5	RGMB1_RX_CLK	USB1_D6	HPS_GP024
7B	VREFB7A/B/C/D0_HPS	NAND_DQ6					A11					NAND_DQ6	RGMB1_RXD1	USB1_D7	HPS_GP025
7B	VREFB7A/B/C/D0_HPS	NAND_DQ7					C16					NAND_DQ7	RGMB1_RXD0		HPS_GP026
7B	VREFB7A/B/C/D0_HPS	NAND_WP					A6					NAND_WP	RGMB1_RXD3	QSPI_SS2	HPS_GP027
7B	VREFB7A/B/C/D0_HPS	NAND_VE/BOOTSEL2					D15					NAND_VE	QSPI_SS1	USB1_STP	HPS_GP028
7B	VREFB7A/B/C/D0_HPS	QSPI_K0					A8					QSPI_K0	USB1_CLK		HPS_GP029
7B	VREFB7A/B/C/D0_HPS	QSPI_K01					H16					QSPI_K01	USB1_STP		HPS_GP030
7B	VREFB7A/B/C/D0_HPS	QSPI_K02					A7					QSPI_K02	USB1_DIR		HPS_GP031
7B	VREFB7A/B/C/D0_HPS	QSPI_K03					J18					QSPI_K03	USB1_NXT		HPS_GP032
7B	VREFB7A/B/C/D0_HPS	QSPI_SS0/BOOTSEL1					A6					QSPI_SS0			HPS_GP033
7B	VREFB7A/B/C/D0_HPS	QSPI_CLK					C14					QSPI_CLK			HPS_GP034
7B	VREFB7A/B/C/D0_HPS	QSPI_SS1					B14					QSPI_SS1			HPS_GP035
7C	VREFB7A/B/C/D0_HPS	SDMMC_CMD					D14					SDMMC_CMD	USB0_D0		HPS_GP036
7C	VREFB7A/B/C/D0_HPS	SDMMC_PWREN					A5					SDMMC_PWREN	USB0_D1		HPS_GP037
7C	VREFB7A/B/C/D0_HPS	SDMMC_D0					C13					SDMMC_D0	USB0_D2		HPS_GP038
7C	VREFB7A/B/C/D0_HPS	SDMMC_D1					B6					SDMMC_D1	USB0_D3		HPS_GP039
7C	VREFB7A/B/C/D0_HPS	SDMMC_D4					H13					SDMMC_D4	USB0_D4		HPS_GP040
7C	VREFB7A/B/C/D0_HPS	SDMMC_D5					A4					SDMMC_D5	USB0_D5		HPS_GP041
7C	VREFB7A/B/C/D0_HPS	SDMMC_D6					H12					SDMMC_D6	USB0_D6		HPS_GP042
7C	VREFB7A/B/C/D0_HPS	SDMMC_D7					B4					SDMMC_D7	USB0_D7		HPS_GP043
7C	VREFB7A/B/C/D0_HPS	HPS_GP044					B17					USB0_CLK			HPS_GP044
7C	VREFB7A/B/C/D0_HPS	SDMMC_CCLK_OUT					B8					SDMMC_CCLK_OUT	USB0_STP		HPS_GP045
7C	VREFB7A/B/C/D0_HPS	SDMMC_D2					B11					SDMMC_D2	USB0_DIR		HPS_GP046
7C	VREFB7A/B/C/D0_HPS	SDMMC_D3					B9					SDMMC_D3	USB0_NXT		HPS_GP047
7D	VREFB7A/B/C/D0_HPS	RGMB0_TX_CLK					E4					RGMB0_TX_CLK			HPS_GP050
7D	VREFB7A/B/C/D0_HPS	RGMB0_TXD0					C19					RGMB0_TXD0	USB1_D0		HPS_GP051
7D	VREFB7A/B/C/D0_HPS	RGMB0_TXD1					F5					RGMB0_TXD1	USB1_D1		HPS_GP052
7D	VREFB7A/B/C/D0_HPS	RGMB0_TXD2					C9					RGMB0_TXD2	USB1_D2		HPS_GP053
7D	VREFB7A/B/C/D0_HPS	RGMB0_TXD3					C4					RGMB0_TXD3	USB1_D3		HPS_GP054
7D	VREFB7A/B/C/D0_HPS	RGMB0_RXD0					C8					RGMB0_RXD0	USB1_D4		HPS_GP055
7D	VREFB7A/B/C/D0_HPS	RGMB0_RXD1					D4					RGMB0_RXD1	USB1_D5	IC20_SDA	HPS_GP056
7D	VREFB7A/B/C/D0_HPS	RGMB0_MDC					C7					RGMB0_MDC	USB1_D6		HPS_GP057
7D	VREFB7A/B/C/D0_HPS	RGMB0_RX_CTL					F4					RGMB0_RX_CTL	USB1_D7		HPS_GP058
7D	VREFB7A/B/C/D0_HPS	RGMB0_TX_CTL					C6					RGMB0_TX_CTL			HPS_GP059
7D	VREFB7A/B/C/D0_HPS	RGMB0_RX_CLK					G4					RGMB0_RX_CLK	USB1_CLK		HPS_GP060
7D	VREFB7A/B/C/D0_HPS	RGMB0_RXD1					C5					RGMB0_RXD1	USB1_STP		HPS_GP061
7D	VREFB7A/B/C/D0_HPS	RGMB0_RXD2					E5					RGMB0_RXD2	USB1_DIR		HPS_GP062
7D	VREFB7A/B/C/D0_HPS	RGMB0_RXD3					D5					RGMB0_RXD3	USB1_NXT		HPS_GP063
8A	VREFBAND	ID	CLK7p		DIFFIO_RX_T1p	DIFFOUT_T1p	D12								
8A	VREFBAND	ID	CLK7n		DIFFIO_RX_T1n	DIFFOUT_T1n	C12								
8A	VREFBAND	ID	FPLL_TL_CLKOUT0/FPLL_TL_CLKOUT1		DIFFIO_TX_T0p	DIFFOUT_T0p	B8								
8A	VREFBAND	ID	FPLL_TL_CLKOUT0/FPLL_TL_CLKOUT1		DIFFIO_TX_T0n	DIFFOUT_T0n	D8								
8A	VREFBAND	ID	CLK8p/FPLL_TL_F0p		DIFFIO_RX_T1p	DIFFOUT_T1p	E11								
8A	VREFBAND	ID	CLK8n/FPLL_TL_F0n		DIFFIO_RX_T1n	DIFFOUT_T1n	D11								
8A		MSEL0		MSEL0			J19								
8A		CONF_DONE		CONF_DONE			J8								
8A		MSEL1		MSEL1			H9								
8A		HSTATUS		HSTATUS			A4								
8A		HCE		HCE			E6								
8A		MSEL2		MSEL2			C6								
8A		MSEL3		MSEL3			K10								
8A		HCONFIG		HCONFIG			F7								
8A		MSEL4		MSEL4			K9								
	GND						F5								
	GND						N8								
	GND						F8								
	GND						F2								
	GND						C14								
	GND						K2								
	GND						K1								
	GND						P2								
	GND						P1								
	GND						V2								
	GND						V1								
	GND						H82								
	GND						AB1								
	GND						AF2								
	GND						AF1								
	GND						V5								
	GND						V4								
	GND						AV0								
	GND						A3								
	GND						AA1								
	GND						AA7								
	GND						AA2								
	GND						AA3								
	GND						AB8								
	GND						AB4								
	GND						AB7								
	GND						AB3								



Bank Number	VREF	PinName/Function (Z)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U62	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					AC1								
		GND					AC2								
		GND					AC3								
		GND					AD14								
		GND					AD22								
		GND					AD25								
		GND					AD3								
		GND					AD6								
		GND					AD8								
		GND					AE1								
		GND					AE16								
		GND					AE18								
		GND					AE2								
		GND					AE3								
		GND					AF24								
		GND					AF3								
		GND					AG1								
		GND					AG17								
		GND					AG2								
		GND					AG27								
		GND					AG3								
		GND					AG7								
		GND					AH10								
		GND					AH20								
		GND					B15								
		GND					B17								
		GND					B20								
		GND					B22								
		GND					B25								
		GND					B27								
		GND					B3								
		GND					B5								
		GND					B7								
		GND					C1								
		GND					C11								
		GND					C3								
		GND					D10								
		GND					D15								
		GND					D16								
		GND					D3								
		GND					E1								
		GND					E19								
		GND					E2								
		GND					E22								
		GND					E24								
		GND					E27								
		GND					E3								
		GND					E9								
		GND					F3								
		GND					G1								
		GND					G2								
		GND					G3								
		GND					H11								
		GND					H15								
		GND					H18								
		GND					H20								
		GND					H24								
		GND					H27								
		GND					H3								
		GND					H4								
		GND					H5								
		GND					H6								
		GND					J1								
		GND					J2								
		GND					J3								
		GND					J5								
		GND					J9								
		GND					K11								
		GND					K12								
		GND					K14								
		GND					K16								
		GND					K20								
		GND					K3								
		GND					K4								
		GND					K6								
		GND					L1								
		GND					L10								
		GND					L13								
		GND					L15								
		GND					L17								
		GND					L19								
		GND					L2								
		GND					L24								
		GND					L27								
		GND					L3								
		GND					L5								
		GND					L8								
		GND					L9								
		GND					M10								
		GND					M11								
		GND					M14								
		GND					M16								
		GND					M20								
		GND					M3								
		GND					M5								
		GND					N1								
		GND					N13								
		GND					N15								
		GND					N17								
		GND					N19								
		GND					N2								
		GND					N3								
		GND					N4								
		GND					P10								
		GND					P12								
		GND					P15								
		GND					P18								
		GND					P20								
		GND					P25								
		GND					P3								
		GND					P5								
		GND					P9								
		GND					R1								
		GND					R11								
		GND					R13								
		GND					R15								
		GND					R2								
		GND					R3								
		GND					R8								
		GND					T10								
		GND					T14								
		GND					T3								
		GND					U1								
		GND					U2								



Bank Number	VREF	PinName/Function (Z)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U62	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2	HPS Pin Max Select 3	HPS Pin Max Select 2	HPS Pin Max Select 1	HPS Pin Max Select 0
		GND					U17								
		GND					U2								
		GND					U20								
		GND					U24								
		GND					U27								
		GND					U3								
		GND					U8								
		GND					V14								
		GND					V3								
		GND					V8								
		GND					V9								
		GND					W1								
		GND					W16								
		GND					W18								
		GND					W2								
		GND					W3								
		GND					W4								
		GND					Y12								
		GND					Y4								
		GND					Y20								
		GND					Y25								
		GND					Y5								
		GND					Y6								
		GND					Y21								
		VCC					J1								
		VCC					K13								
		VCC					K15								
		VCC					L1								
		VCC					L12								
		VCC					L16								
		VCC					M12								
		VCC					M13								
		VCC					M16								
		VCC					M8								
		VCC					N10								
		VCC					N11								
		VCC					N12								
		VCC					N14								
		VCC					N6								
		VCC					P11								
		VCC					P13								
		VCC					P14								
		VCC					P15								
		VCC					R10								
		VCC					R13								
		VCC					R14								
		VCC					R9								
		VCC					T13								
		VCC					T3								
		VCC					L4								
		VCC					T4								
		VCC					M5								
		VCC					N5								
		VCC					R5								
		VCC					T5								
		VCC					U26								
		DNV					A2								
		DNV					B2								
		DNV					D1								
		DNV					D2								
		DNV					H1								
		DNV					H2								
		DNV					M1								
		DNV					M2								
		DNV					T1								
		DNV					T2								
		DNV					Y1								
		DNV					Y2								
		DNV					AD1								
		DNV					AD2								
		DNV					U8								
		DNV					AE14								
		DNV					D23								
		DNV					E12								
		VCCP6M					Y10								
		VCCP6M					AD24								
		VCCP6M					H10								
		VCCBAT					D7								
		VCCIO3A					AA5								
		VCCIO3A					W9								
		VCCIO3B					AA12								
		VCCIO3B					AE10								
		VCCIO3B					AE13								
		VCCIO3B					AE4								
		VCCIO4A					AA16								
		VCCIO4A					AE21								
		VCCIO4A					AF14								
		VCCIO4A					AF19								
		VCCIO4A					AG12								
		VCCIO4A					AG22								
		VCCIO4A					AH15								
		VCCIO4A					AH25								
		VCCIO4A					W13								
		VCCIO5A					AC25								
		VCCIO5A					H17								
		VCCIO5B					W25								
		VCCIO5A_HPS					C25								
		VCCIO5A_HPS					C27								
		VCCIO5A_HPS					F27								
		VCCIO5A_HPS					G24								
		VCCIO5A_HPS					H21								
		VCCIO5A_HPS					H25								
		VCCIO5A_HPS					L26								
		VCCIO5A_HPS					M21								
		VCCIO5B_HPS					AD27								
		VCCIO5B_HPS					P27								
		VCCIO5B_HPS					T21								
		VCCIO5B_HPS					T25								
		VCCIO5B_HPS					U19								
		VCCIO5B_HPS					W27								
		VCCIO7A_HPS					C20								
		VCCIO7A_HPS					D19								
		VCCIO7B_HPS					B13								
		VCCIO7B_HPS					H14								
		VCCIO7C_HPS					B10								
		VCCIO7D_HPS					D8								
		VCCIO7D_HPS					G5								
		VCCIO8A					E7								
		VCCPD3A					AA10								
		VCCPD3B4A					AA14								
		VCCPD3B4A					AD13								
		VCCPD3B4A					AD16								
		VCCPD3B4A					AD18								
		VCCPD3B4A					AD21								
		VCCPD3B4A					AD9								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		WCCPD6A					V21								
		WCCPD6B					W19								
		WCCPD6AMB_HPS					K21								
		WCCPD6MB_HPS					K20								
		WCCPD6AMB_HPS					M24								
		WCCPD6MB_HPS					P21								
		WCCPD6MB_HPS					P20								
		WCCPD7A_HPS					E21								
		WCCPD7B_HPS					E17								
		WCCPD7C_HPS					E14								
		WCCPD7D_HPS					E13								
		WCCPD8A					E10								
		WCCPD9C_HPS					A65								
3A	VREFB3AND	VREFB3AND					AF12								
3B	VREFB3BND	VREFB3BND					AF12								
4A	VREFB4AND	VREFB4AND					AF16								
5A	VREFB5AND	VREFB5AND					AC06								
6B	VREFB6BND	VREFB6BND					AA25								
		VREFB7A/B/C/DND_HPS	VREFB7A/B/C/DND_HPS				D19								
8A	VREFB8AND	VREFB8AND					D8								
		WCCRSTCLK_HPS					F22								
		RREF_TL					B1								
		WCCA_FPLL					K5								
		WCCA_FPLL					P4								
		WCCA_FPLL					U4								
		WCCA_FPLL					W5								
		WCCA_FPLL					J6								
		WCCA_FPLL					AA21								
		WCCA_FPLL					M6								
		WCCA_FPLL					R4								
		WCC_AUX					AC21								
		WCC_AUX					AC8								
		WCC_AUX					AD15								
		WCC_AUX					E16								
		WCC_AUX					F8								
		WCC_AUX_SHARED					F21								
		WCCPLL_HPS					K23								
		WCC_HPS					U21								
		WCC_HPS					K17								
		WCC_HPS					L16								
		WCC_HPS					L16								
		WCC_HPS					M17								
		WCC_HPS					M18								
		WCC_HPS					M19								
		WCC_HPS					N16								
		WCC_HPS					N18								
		WCC_HPS					P17								
		WCC_HPS					P19								

Notes:
 (1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
 (2) HPS, DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
 (3) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CSEBA6 Device
Version 1.5

Version Number	Date	Changes Made
1.0	10/18/2012	Initial release.
1.1	1/17/2013	A pin that was marked as VCC_HPS has been corrected to VCCRSTCLK_HPS
1.2	3/25/2013	Updated the following pin names: - Changed SDMMC_CLK_IN to SDMMC_FB_CLK_IN - Changed SDMMC_CLK to SDMMC_CCLK_OUT
1.3	9/30/2014	- Remove corresponding bank number from VCCRSTCLK_HPS pin. - Changed HMC Pin Assignment for DDR3 to HMC Pin Assignment for DDR3/DDR2. - Added note 3.
1.4	1/4/2016	Removed the USB0 pin from Pin List U19.
1.5	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.