




HDMI-FMC

SCHEMATIC	CONTENT	PAGE
TOP	Cover Page, Block Diagram	01 ~ 02
FMC	FMC Interface	03
HDMI TX	Sil9136-3	04
HDMI RX	ADV7619	05
Level Shift	MAX10 System	06 ~ 09
Power	Power System	10


Block Diagram












HDMI RX 0





HDMI RX 1









HDMI RX Signal (to/from MAX10)

HDMI RX Signal (to/from MAX10)




MAX10




MAX10 Bank 1 ~ 4


HDMI TX Video Signal (from FMC)




HDMI RX Video Signal (to FMC)




HDMI TX Audio Signal (from FMC)




HDMI RX Signal (to/from FMC)




HDMI TX Signal (to/from FMC)



MAX10 Bank 1 & 2








MAX10 Bank 3 & 4



Title		
HDMI-FMC		
Size	Document Number	Rev
B	MAX 10 Bank 1 ~ 4	C1
Date:	Wednesday, October 05, 2022	Sheet 6 of 10

MAX10 Bank 5 ~ 8


HDMI TX Video Signal
(to Chip)HDMI RX Video Signal
(from Chip)HDMI TX Audio Signal
(to Chip)HDMI RX Signal
(to/from Chip)HDMI TX Signal
(to/from Chip)

MAX10 Bank 5 & 6

MAX 10 RIGHT BANKS

BANK-5VCCIO = 3.3V		BANK-6VCCIO = 3.3V	
iRX_GD6	U19	DIFFIO_RX_R19N	H21
iRX_GD4	V18	DIFFIO_RX_R19P	H22
iRX_GD5	U18	DIFFIO_RX_R39P	J21
iRX_GD7	U17	DIFFIO_RX_R41N	J22
iRX_GD1	W22	DIFFIO_RX_R41P	G19
iRX_GD2	W20	DIFFIO_RX_R20N	G20
iRX_GD3	W19	DIFFIO_RX_R20P	F22
iRX_GD0	Y21	DIFFIO_RX_R21N	G22
	Y20	DIFFIO_RX_R43N	M14
oTX_DSR3R	U20	DIFFIO_RX_R44N/DQ2R	M15
oTX_DSR3L	V20	DIFFIO_RX_R44P/DQ2R	E21
iTX_INT	V22	DIFFIO_RX_R45N	E22
oTX_RST_N	V21	DIFFIO_RX_R45P	N19
	R14	DIFFIO_RX_R46N/DQ2R	N18
iRX_AP0	R15	DIFFIO_RX_R46P/DQ2R	M20
iRX_AP1	T22	DIFFIO_RX_R47N/DQ2R	N20
iRX_AP2	T21	DIFFIO_RX_R48N	F20
iRX_AP3	T18	DIFFIO_RX_R48P	F21
iRX_AP4	T19	DIFFIO_RX_R49N	C22
iRX_AP5	R20	DIFFIO_RX_R49P	D22
iRX_SCLK	T20	DIFFIO_RX_R51N/DQ2R	L18
iRX_MCLK	U22	DIFFIO_RX_R51P/DQ2R	M18
	U21	DIFFIO_RX_R52N/DQ2R	L20
iRX_INT	AA22	DIFFIO_RX_R52P/DQ2R	L19
oRX_RESET_N	AA21	DIFFIO_RX_R53N	F18
oRX_CS_N	P14	DIFFIO_RX_R53P	E19
	P15	DIFFIO_RX_R54N	E20
	N22	DIFFIO_RX_R54P	F19
	P21	DIFFIO_RX_R55N/DQ3R	K15
	P18	DIFFIO_RX_R55P/DQ3R	K14
	R18	DIFFIO_RX_R56N	D19
	P20	DIFFIO_RX_R56P	C20
	P19	DIFFIO_RX_R57N/DQ3R	J18
	L22	DIFFIO_RX_R57P/DQ3R	K18
LED0	M21	DIFFIO_RX_R58N/DQ3R	K20
LED1	M22	DIFFIO_RX_R58P/DQ3R	K19
	N21	DIFFIO_RX_R59N	E17
	P22	DIFFIO_RX_R59P	F17
	R22	DIFFIO_RX_R60N	B21
		DIFFIO_RX_R60P	B22
		DIFFIO_RX_R61N/DQ3R	J15
		DIFFIO_RX_R61P/DQ3R	J14
		DIFFIO_RX_R62N	A21
		DIFFIO_RX_R62P	B20
		DIFFIO_RX_R63N/DQ3R	H18
		DIFFIO_RX_R63P/DQ3R	H19
		DIFFIO_RX_R64N/DQ3R	H20
		DIFFIO_RX_R64P/DQ3R	J20
		DIFFIO_RX_R70N/CK#_6	E18
		DIFFIO_RX_R70P/CK#_6	D18
		VREFB6N0	D21
		IO_BANK6	C21

10M50DAF484



MAX10 Bank 7 & 8

MAX 10 TOP BANKS	
BANK-7VCCIO = 3.3V	
oTX_BD6	A17
oTX_BD3	A18
oTX_RD10	C15
oTX_BD9	C16
oTX_BD5	A16
oTX_BD8	B16
oTX_RD3	J13
oTX_RD5	H14
oTX_I2S2	C13
oTX_SPDIF	C14
oTX_BD10	B14
oTX_BD11	A14
iRX_BD8	E15
oTX_RD11	E16
oTX_RD6	E13
oTX_RD8	D14
oTX_WS	E12
oTX_I2S3	D13
oTX_RD2	J12
oTX_RD4	H13
oTX_GD2	A12
oTX_BD7	A13
oTX_I2S1	D12
oTX_I2S0	C12
oTX_GD6	A10
oTX_GD4	A11
oTX_SCK	C10
oTX_GD3	C11
oTX_GD5	B11
oTX_GD1	B12
oTX_RD0	J11
oTX_RD1	H12
oTX_GD10	B8
oTX_GD8	A9
iRX_GD11	C17
oTX_PCLK	D17
oTX_MCLK	C9
oTX_GD7	B7
oTX_GD11	A7
oTX_GD9	A8
oTX_RD7	F15
oTX_RD9	F16
oTX_BD0	B19
iRX_RD7	C19
oTX_BD4	B17
oTX_BD2	C18
oTX_BD1	A19
iRX_RD9	A20
	E14
	D15
	B15
	VREFB7N0
	IO_BANK7









BANK-8VCCIO = 3.3V	
DIFFIO_RX_T10N	C7
DIFFIO_RX_T10P	C8
DIFFIO_RX_T15N	A6
DIFFIO_RX_T15P	B7
DIFFIO_RX_T16N	D8
DIFFIO_RX_T16P	A4
DIFFIO_RX_T17N	A5
DIFFIO_RX_T17P	E9
DIFFIO_RX_T18N	A2
DIFFIO_RX_T18P	A3
DIFFIO_RX_T19N	B3
DIFFIO_RX_T19P	B4
DIFFIO_RX_T1N	B5
DIFFIO_RX_T1P	E8
DIFFIO_RX_T20N	D5
DIFFIO_RX_T20P	C5
DIFFIO_RX_T21P	B1
DIFFIO_RX_T21N	B2
DIFFIO_RX_T22N	C2
DIFFIO_RX_T22P	C3
DIFFIO_RX_T23N	D7
DIFFIO_RX_T23P	D6
VREFB8N0	
IO_BANK8	

10M50DAF484

Title	
HDMI-FMC	
Size	Document Number
B	MAX 10 Bank 5 ~ 8
Date:	Wednesday, October 05, 2022
Sheet	7 of 10
Rev	C1




Date: Wednesday, October 05, 2022 Sheet 8 of 10

MAX10 Power



1. Use REFGND as ground reference.
2. Route analog input signal adjacent to AVSSREF as possible.



CAD Notes: Place this FB close to MAX10 ADC_VREF.






Power

Power up Sequence:



VCC5----> VCC2P5, VCC3P3 ----> VCC1P2_VCC



2.5V / 0.5A
Ramp Time = 2 msec



Voltage Reference



Layout:
Place on bottom corners of board



terasic Copyright (c) 2022 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title HDMI-FMC		
Size B	Document Number Power System	Rev C1
Date:	Wednesday, October 05, 2022	Sheet 10 of 10