

# Terasic HDMI Daughter Board


SCHEMATIC	CONTENT	PAGE
01 Top	Cover Page, Placement, TOP	01 ~ 03
02 HSTC	HSTC	04 ~ 05
03 Receiver	CAT6023	06 ~ 06
04 Transmitter	CAT6613	07 ~ 07

## V1.1 modify comment


Page 5 : add EDID\_WP\_n to J1 pin 53

Page 6 : add EDID\_WP\_n pull-hogh to U4, U5

Page 7 : TX\_5V connect to VCC50



 Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
THDB-HDMI		
Size	Document Number	Rev
B	Cover Page	1.1
Date:	Friday, October 17, 2008	Sheet 1 of 8




 Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
THDB-HDMI		
Size	Document Number	Rev
A	Placement	1.1
Date:	Friday, October 17, 2008	Sheet 2 of 8

Page 6

Page 4-5

Page 7



 Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title THDB-HDMI		
Size A	Document Number TOP	Rev 1.1
Date: Friday, October 17, 2008	Sheet 3 of 8	



HSTC TX n0 RX RD0  
HSTC TX p0 RX GD11

HSTC TX n1 RX RD2  
HSTC TX p1 RX RD1

HSTC TX n2 RX RD4  
HSTC TX p2 RX RD3

HSTC TX n3 RX I2S1  
HSTC TX p3 RX I2S2

HSTC TX n4 RX SPDIF  
HSTC TX p4 RX I2S0

HSTC TX n5 RX MUTE  
HSTC TX p5 RX DSD

HSTC TX n6 RX RD8

HSTC TX p7 EDID WP\_n

HSTC TX n8 RX GD1  
HSTC TX p8 RX GD2

HSTC TX n9 RX BD8  
HSTC TX p9 RX BD9

HSTC TX n10 RX BD2  
HSTC TX p10 RX DE

HSTC TX n11 RX PCSDA  
HSTC TX p11 RX BD4

HSTC TX n12 RX1\_DDC\_SDA  
HSTC TX p12 RX1\_DDC\_SCL

HSTC TX n13 RX0\_DDC\_SDA  
HSTC TX p13 RX0\_DDC\_SCL

HSTC TX n14 RX0\_HPD\_n  
HSTC TX p14 TX\_GD8

HSTC TX n15 TX\_GD9  
HSTC TX p15 TX\_RD0

HSTC TX n16 TX\_RD3  
HSTC TX p16 TX\_RD6

HSTC TX n17 TX\_RD8  
HSTC TX p17 TX\_RD9

HSTC TX n18 TX\_RD11  
HSTC TX p18 TX\_RD10

HSTC TX n19 TX\_GD7  
HSTC TX p19 TX\_PCSCCL

HSTC TX n20 TX\_RST\_n  
HSTC TX p20 TX\_INT\_n

HSTC TX n21 TX\_DSD3L  
HSTC TX p21 TX\_DSD3R

HSTC TX n22 TX\_DSD2L  
HSTC TX p22 TX\_DSD2R

HSTC TX n23 TX\_DSD1L  
HSTC TX p23 TX\_DSD1R

HSTC TX n24 TX\_DSD0L  
HSTC TX p24 TX\_DSD0R

HSTC TX n25 TX\_DCLK  
HSTC TX p25 TX\_SCK

HSTC TX n26 TX\_WS  
HSTC TX p26 TX\_MCLK

HSTC TX n27 TX\_I2S0  
HSTC TX p27 TX\_I2S1

HSTC TX n28 TX\_I2S2  
HSTC TX p28 TX\_I2S3

HSTC TX n29 TX\_VS  
HSTC TX p29 TX\_SPDIF

HSTC RX n0 RX\_GD10  
HSTC RX p0 RX\_GD9

HSTC RX n1 RX\_GD8  
HSTC RX p1 RX\_GD7

HSTC RX n2 RX1\_HPD\_n  
HSTC RX p2 RX1\_CEC

HSTC RX n3 RX\_RST\_n  
HSTC RX p3 RX\_SCDT

HSTC RX n4 RX\_INT\_n  
HSTC RX p4 RX\_RD11

HSTC RX n5 RX\_RD10  
HSTC RX p5 RX\_RD9

HSTC RX n6 RX\_RD7  
HSTC RX p6 RX\_RD6

HSTC RX n7 RX\_RD5  
HSTC RX p7 RX\_GD3

HSTC RX n8 RX\_GD5  
HSTC RX p8 RX\_GD6

HSTC RX n9 RX\_BD11  
HSTC RX p9 RX\_BD3

HSTC RX n10 RX\_BD1  
HSTC RX p10 RX\_BD0

HSTC RX n11 RX\_HS  
HSTC RX p11 RX\_PCSCCL

HSTC RX n12 RX\_EVENODD  
HSTC RX p12 RX\_VS

HSTC RX n13 RX\_BD5  
HSTC RX p13 RX\_BD6

HSTC RX n14 RX\_BD7  
HSTC RX p14 RX0\_CEC

HSTC RX n15 TX\_GD10  
HSTC RX p15 TX\_GD11

HSTC RX n16 TX\_RD1  
HSTC RX p16 TX\_RD2

HSTC RX n17 TX\_RD4  
HSTC RX p17 TX\_RD5

HSTC RX n18 TX\_GD6  
HSTC RX p18 TX\_GD5

HSTC RX n19 TX\_GD4  
HSTC RX p19 TX\_PCSDA

HSTC RX n20 TX\_GD3  
HSTC RX p20 TX\_GD2

HSTC RX n21 TX\_GD1  
HSTC RX p21 TX\_GD0

HSTC RX n22 TX\_BD11  
HSTC RX p22 TX\_BD10

HSTC RX n23 TX\_BD9  
HSTC RX p23 TX\_PCLK

HSTC RX n24 TX\_BD8  
HSTC RX p24 TX\_BD7

HSTC RX n25 TX\_BD6  
HSTC RX p25 TX\_BD5

HSTC RX n26 TX\_BD4  
HSTC RX p26 TX\_BD3

HSTC RX n27 TX\_BD2  
HSTC RX p27 TX\_BD1

HSTC RX n28 TX\_BD0  
HSTC RX p28 TX\_DE

HSTC RX n29 TX\_HS  
HSTC RX p29 TX\_CEC

HSTC RX n[0..29]  
HSTC RX p[0..29]

HSTC TX n[0..29]  
HSTC TX p[0..29]

HSTC CLKIN n[0..1]  
HSTC CLKIN p[0..1]

HSTC CLKOUT n[0..1]  
HSTC CLKOUT p[0..1]

HSTC CLKIN n0 RX\_SCK  
HSTC CLKIN p0 RX\_MCLK


HSTC CLKIN n1 RX\_GD4  
HSTC CLKIN p1 RX\_PCLK

HSTC CLKOUT n0 RX\_I2S3  
HSTC CLKOUT p0 RX\_WS


HSTC CLKOUT n1 RX\_GD0  
HSTC CLKOUT p1 RX\_BD10

HSTC CLKOUT 2 TX\_RD7







 Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
THDB-HDMI		
Size	Document Number HSTC to HDMI RX / TX Chip	Rev 1.1
Date:	Friday, October 17, 2008	Sheet 5 of 8










HDMI RX 0



HDMI RX 1







Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
THDB-HDMI		
Size	Document Number	Rev
A	Power ON Controller, RX 1.8V, TX 1.8V	1.1
Date:	Friday, October 17, 2008	Sheet 8 of 8