




TR5-Lite Board

SCHEMATIC	CONTENT	PAGE
01 TOP	Cover Page, Block Diagram, Top Level	01 ~ 03
02 Clock	Programmable PLL Clock	04
03 Configuration	EPM2210 System Controller	05
04 Stratix V FPGA	Stratix V GX FPGA Banks	06 ~ 11
05 Memory	Flash, DDR3 SDRAM, QDRII+ SRAM	12 ~ 16
06 PCIE & SATA	PCI Express x8, SATA x1	17 ~ 18
07 Power	Power Circuitry	19 ~ 24
08 SFP+	SFP+ Interface	25
09 User Interface	Button, Switch, User LED, RS422 Interface	26 ~ 27







Transceiver Link










Default 100MHz




place the AC Termination near Clock Generator

SATA Reference Clock






Address = 0011000b



FPGA CONFIG_D31..0

FPGA CONFIG_D0	BB38	IO_3A/DATA0/DIFFIO_RX_B4P/DQS2B
FPGA CONFIG_D1	BD38	IO_3A/DATA1/DIFFIO_TX_B8N/DQS2B
FPGA CONFIG_D2	BC39	IO_3A/DATA2/DIFFIO_TX_B5P/DQS2B
FPGA CONFIG_D3	BD37	IO_3A/DATA3/DIFFIO_RX_B6N/DQS2B
FPGA CONFIG_D4	BC38	IO_3A/DATA4/DIFFIO_RX_B5P/DQS2B
FPGA CONFIG_D5	AK37	IO_3A/DATA5/DIFFIO_TX_B7N/DQS3B
FPGA CONFIG_D6	AP37	IO_3A/DATA6/DIFFIO_TX_B7P/DQS3B
FPGA CONFIG_D7	AN39	IO_3A/DATA7/DIFFIO_RX_B8N/DQS3B
FPGA CONFIG_D8	AP39	IO_3A/DATA8/DIFFIO_RX_B8P/DQS3B
FPGA CONFIG_D9	AN38	IO_3A/DATA9/DIFFIO_TX_B8N/DQS3B
FPGA CONFIG_D10	AN37	IO_3A/DATA10/DIFFIO_TX_B8P/DQS3B
FPGA CONFIG_D11	AK36	IO_3A/DATA11/DIFFIO_RX_B10N/DQS4B
FPGA CONFIG_D12	AK36	IO_3A/DATA12/DIFFIO_RX_B10P/DQS4B
FPGA CONFIG_D13	AT35	IO_3A/DATA13/DIFFIO_TX_B3N/DQS4B
FPGA CONFIG_D14	AT35	IO_3A/DATA14/DIFFIO_TX_B11P/DQS4B
FPGA CONFIG_D15	AU37	IO_3A/DATA15/DIFFIO_RX_B12N/DQS4B
FPGA CONFIG_D16	AU36	IO_3A/DATA16/DIFFIO_RX_B12P/DQS4B
FPGA CONFIG_D17	AP34	IO_3A/DATA17/DIFFIO_TX_B13N/DQS5B
FPGA CONFIG_D18	AN34	IO_3A/DATA18/DIFFIO_TX_B13P/DQS5B
FPGA CONFIG_D19	AP36	IO_3A/DATA19/DIFFIO_RX_B14N/DQS5B
FPGA CONFIG_D20	AN36	IO_3A/DATA20/DIFFIO_RX_B14P/DQS5B
FPGA CONFIG_D21	AL35	IO_3A/DATA21/DIFFIO_TX_B15P/DQS5B
FPGA CONFIG_D22	AK35	IO_3A/DATA22/DIFFIO_RX_B16N/DQS6B
FPGA CONFIG_D23	AK34	IO_3A/DATA23/DIFFIO_RX_B16P/DQS6B
FPGA CONFIG_D24	AF35	IO_3A/DATA24/DIFFIO_TX_B17N/DQS6B
FPGA CONFIG_D25	AJ34	IO_3A/DATA25/DIFFIO_TX_B17P/DQS6B
FPGA CONFIG_D26	AH34	IO_3A/DATA26/DIFFIO_TX_B17P/DQS6B
FPGA CONFIG_D27	AE36	IO_3A/DATA27/DIFFIO_RX_B18N/DQS6B
FPGA CONFIG_D28	AE35	IO_3A/DATA28/DIFFIO_RX_B18P/DQS6B
FPGA CONFIG_D29	AR33	IO_3B/DATA29/DIFFIO_TX_B19N/DQ7B
FPGA CONFIG_D30	AR34	IO_3B/DATA30/DIFFIO_TX_B19P/DQ7B
FPGA CONFIG_D31	AU35	IO_3B/DATA31/DIFFIO_RX_B20N/DQS7B

FPGA Configuration Data Bus








StratixV 5SGXA7NF45


VERSION : 1.0








PAGE : 7 of 9


DATE : MAR_11_2011


















The diagram illustrates the PCIe interface connections. It shows two pairs of differential signals: **PCIE_TX_p[7..0]** and **PCIE_TX_n[7..0]** for the transmit path, and **PCIE_RX_p[7..0]** and **PCIE_RX_n[7..0]** for the receive path. Each pair is represented by two parallel lines with a red arrowhead pointing towards the connector, indicating the signal direction.






3.0V / 0.5A

Ramp Time = 2 msec




QDRII+ VTT, VREF





2.5V / 3.3A

Ramp Time = 1.1 msec







DDR3 VTT, VREF





For Power on Sequence
There is 2.2 msec delay between VCCA_GXBRL
and VCCA_GXBRL_DELAY


terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
TR5-Lite Board		
Size	Document Number	Rev
B	LDO 1	D
Date:	Thursday, November 19, 2015	Sheet 19 of 27




PGOOD_0P9V R227 100K PGOOD_0P9V_U32








 Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title TR5-Lite Board		
Size B	Document Number DDR3 VDD 1.5V	Rev D
Date:	Thursday, November 19, 2015	Sheet 21 of 27








Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
TR5-Lite Board		
Size	Document Number	Rev
B	0.85V VCCINT	D
Date:	Thursday, November 19, 2015	Sheet 23 of 27







Power-up Sequence Diagram





terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
TR5-Lite Board		
Size	Document Number	Rev
B	12V Power Mux	D
Date:	Thursday, November 19, 2015	Sheet 24 of 27








SFP_A_RATESEL[1:0]




SFP_B_RATESEL[1:0]







Housing LED Lamps with four LEDs



Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
TR5-Lite Board		
Size	Document Number	Rev
A	Button & Switch & User LED	D
Date:	Thursday, November 19, 2015	Sheet 27 of 27