



Cyclone V SoC System on module Board

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	Clock Circuit
04	JTAG Chain
05	FPGA - Bank 3 & 6
06	FPGA - Bank 4 & 5
07	FPGA - Bank 7
08	FPGA - Clock & Conifg
09	FPGA - Power and GND
10	FPGA - Decoupling
11	FPGA - DDR3 x32
12	HPS - DDR3 x32
13	HPS - eMMC and SDMMC MUX
14	HPS - Gigabit Ethernet
15	HPS - USB PHY & RESET Circuit
16	Edge Connector - SO-DIMM for SOM define
17	Power System
18	
19	
20	
21	
22	
23	
24	






Blaster





FPGA JTAG INTERFACE







HPS JTAG INTERFACE






JTAG Chain













FPGA JTAG INTERFACE




U14A

CYCLONE V SoC Configuration







VCC3P3

Default Setup MSEL[4:0] = 01010, FPP x32 Mode



U14B


CYCLONE V SoC Clock










5CSEBA6U2317

terasic Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title			Cyclone V - System on Module	
Size	Document Number			Rev
B	FPGA : Clock and Configuration			A2
Date:	Thursday, January 03, 2019	Sheet	8	of 17



















Note :
you can only swap the DQ signals
within x8 group (e.g. 0-7,8-15,16-23,24-31)
on the DDR3 chips

Note : you can swap the signals on the OCT resistor array
(include NC pin)











CAD Note:
Place close to DDR3 chip




DDR3 Interface (HPS)


Note :
you can only swap the DQ signals
within x8 group (e.g. 0-7,8-15,16-23,24-31)
on the DDR3 chips

Note : you can swap the signals on the OCT resistor array
(include NC pin)

















Ethernet PHY Interface (RGMII)




Ethernet Interface (MDI)





PHY Address is 00001






UBS PHY Interface (ULPI)




HPS Warm Reset




HPS Warm Reset










HPS Cold Reset



HPS Cold Reset







NCP51200
想辦法找到這顆料