



Cyclone V SoC System on module Board

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	Clock Circuit
04	JTAG Chain
05	FPGA - Bank 3 & 6
06	FPGA - Bank 4 & 5
07	FPGA - Bank 7
08	FPGA - Clock & Conifg
09	FPGA - Power and GND
10	FPGA - Decoupling
11	FPGA - DDR3 x32
12	HPS - DDR3 x32
13	HPS - eMMC and SDMMC MUX
14	HPS - Ggabit Ethernet
15	HPS - USB PHY & RESET Circuit
16	Edge Connector - SO-DIMM for SOM define
17	Power System
18	
19	
20	
21	
22	
23	
24	



terasic <small>Copyright (c) 2019 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</small>		
Title Cyclone V - System on Module		
Size B	Document Number Block Diagram	Rev B0
Date: Tuesday, July 16, 2019	Sheet 2	of 17




Blaster





FPGA JTAG INTERFACE




HPS JTAG INTERFACE



JTAG Chain







U14J

CYCLONE V SoC BANK 4

Bank 4A VCCIO = 1.5V



DDR3 Interface (FPGA)


5CSEBA6U2317
U14K




CYCLONE V SoC BANK 5

Bank 5A VCCIO = 1.5V



5CSEBA6U2317






Design Note:
Optional termination resistor
for DCLK





CAD Note:
Place near FPGA DCLK pin

FPGA JTAG INTERFACE





U14A

CYCLONE V SoC Configuration



Default Setup MSEL[4:0] = 01010,
FPP x32 Mode



Default position :
MSEL4 = ON
MSEL3 = OFF

SW2 : FPGA Config Mode select		
Switch	Position	Configuration Scheme
MSEL4	MSEL3	
ON	OFF	FPPx32
OFF	ON	AS Mode

terasic

Copyright (c) 2019 by Terasic Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title

Cyclone V - System on Module

Size

B

Document Number

FPGA : Clock and Configuration

Rev

B0

Date:


Tuesday, July 16, 2019








Sheet

8



















of




17






Note :
you can only swap the DQ signals
within x8 group (e.g. 0-7,8-15,16-23,24-31)
on the DDR3 chips

6.8		FPGA DDR3_ADDR[15..0]
6		FPGA DDR3_DQ[31..0]
6		FPGA DDR3_BA[2..0]
6		FPGA DDR3_DM[3..0]
6		FPGA DDR3_DQS_P[3..0]
6		FPGA DDR3_DQS_N[3..0]
6		FPGA DDR3_CK_P
6		FPGA DDR3_CK_N
6		FPGA DDR3_CKE0
6		FPGA DDR3_CS_N0
6		FPGA DDR3_RESET_N
6		FPGA DDR3_WE_N
6		FPGA DDR3_RAS_N
6		FPGA DDR3_CAS_N
6		FPGA DDR3_ODT0
6		FPGA DDR3_CS_N1
6		FPGA DDR3_CKE1
6		FPGA DDR3_ODT1











DDR3 Interface (HPS)




Note :
you can only swap the DQ signals
within x8 group (e.g. 0-7,8-15,16-23,24-31)
on the DDR3 chips

Note : you can swap the signals on the OCT resistor array
(include NC pin)


















Ethernet PHY Interface (RGMII)



Ethernet Interface (MDI)







terasic <small>Copyright (c) 2018 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</small>		
Title Cyclone V - System on Module		
Size B	Document Number SYSTEM : Power	Rev B0
Date: Friday, February 15, 2019 Sheet 17 of 17		