



Timing and UART Board


PAGE	CONTENT
1	Cover Page
2	Block Diagram
3	SMA, Level Shifter, Jumpers, 2x5 Box Headers
4	4-port USB to UART
5	Power - 1.2, 2.5, 5 V

terasic
www.terasic.com

 Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title Timing and UART Board	
Size B	Document Number Cover Page
Date: Tuesday, July 18, 2017	Sheet 1 of 5
Rev B	

Block Diagram



 Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Timing and UART Board		
Size	Document Number	Rev
B	Block Diagram	B
Date:	Tuesday, July 18, 2017	Sheet 2 of 5


10MHz Clock, 1.2 ~ 5 Vpp
(for NI Octoclock,
1.25 Vpp at 50 ohms or
3.3 Vpp at 1M ohms)

Right Angle

Default Setting of J1 SMA channel:
for connecting Octoclock module 10MHz clock

Shorting JP11- 1 & 2
Shorting JP11- 5 & 6

Shorting JP4





1 PPS Clock
1.2 ~ 5 Vpp

Right Angle


Default Setting of J6 SMA channel:
for connecting Octoclock module 1PPS clock

No Shorting JP12

Shorting JP10



XJ1 Jumper Default Setting:
3.3V(Shorting JP4)




XJ2 Jumper Default Setting:
5V(Shorting JP10)


UART_RX[3..0]

UART_TX[3..0]


RS422 Expansion Header 1




RS422 Expansion Header 2



RS422 Expansion Header 3




RS422 Expansion Header 4






terasic Copyright (c) 2019 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Timing and UART Board		
Size	Document Number	Rev
B	SMA, Level Shifter, Jumpers, 2x5 Box Headers	B
Date:	Thursday, January 17, 2019	Sheet 3 of 5

3 UART_TX[3..0]
3 UART_RX[3..0]



terasic Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Timing and UART Board		
Size	Document Number	Rev
B	4-port USB to UART	B
Date:	Tuesday, July 18, 2017	Sheet 4 of 5



PCB1
10-21612050-B1

Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
Timing and UART Board	
Size	Document Number
B	Power - 1.2, 2.5, 5 V
Date:	Tuesday, July 18, 2017
Sheet	5 of 5
Rev	B